



High-Slew Operational Amplifier

1 FEATURES

Low Offset Voltage: ±0.3mV (TYP)
 Low Offset Voltage Drift: ±3.4μV/°C

High Slew Rate: 24V/µs (TYP)High Gain Bandwidth: 10MHz

Output Short-Circuit Protection

Supply Voltage: 4.5V to 32V (±2.25V to ±16V)

• Extended Temperature: -40°C to 125°C

Micro Size Packages: SOT23-5, SOP8, SOP14

2 APPLICATIONS

Solar Energy: String and Central Inverter

 Motor Drives: AC and Servo Drive Control and Power Stage Modules

• Single Phase Online UPS

Three Phase UPS

Pro Audio Mixers

• Battery Test Equipment

3 DESCRIPTIONS

The RS846XP family of devices provide outstanding value for cost-sensitive applications, with features including low offset (± 0.3 mV, TYP), high slew rate (24 V/ μ s). Integrated EMI and RF filters, and operation across the full -40°C to 125°C enable the RS846XP devices to be used in the most rugged and demanding applications.

The RS846XP is available in Green SOT23-5, SOP8, SOP14 packages. It operates over an ambient temperature range of -40°C to 125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE(NOM)
RS8461P	SOT23-5	2.92mm×1.62mm
RS8462P	SOP8	4.90mm x 3.90mm
RS8464P	SOP14	8.65mm x 3.90mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1 FEATURES	
2 APPLICATIONS	
3 DESCRIPTIONS	
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION (1)	4
6 PIN CONFIGURATION AND FUNCTIONS	5
7 SPECIFICATIONS	8
7.1 Absolute Maximum Ratings	8
7.2 ESD Ratings	8
7.3 Recommended Operating Conditions	8
7.4 Electrical Characteristics	9
7.5 Typical Characteristics	11
8 DETAILED DESCRIPTION	13
8.1 Overview	13
8.2 Power Supply Recommendations	13
8.3 Slew Rate	13
8.4 Device Functional Modes	13
9 APPLICATION AND IMPLEMENTATION	14
9.1 Application Information	14
9.2 Inverting Amplifier Application	14
10 LAYOUTS	15
10.1 Layout Guidelines	15
10.2 Layout Example	15
11 PACKAGE OUTLINE DIMENSIONS	16
12 TADE AND DEEL INCODMATION	10



4 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.1	2022/10/20	Initial version completed
A.2	2023/06/07	Add RS8461PXF Orderable Device
A.3	2023/06/14	Update PSRR PARAMETER
A.3.1	2024/03/01	Modify packaging naming
A.4	2024/08/01	Update PACKAGE/ORDERING INFORMATION Update ESD Ratings Delete 8.2 Test Circuit Diagram




5 PACKAGE/ORDERING INFORMATION (1)

Orderable Device	Package Type	Pin	Channel	Op Temp(°C)	Device Marking ⁽²⁾	MSL (3)	Package Qty
RS8461PXF	SOT23-5	5	1	-40°C ~125°C	8461P	MSL3	Tape and Reel, 3000
RS8462PXK	SOP8	8	2	-40°C ~125°C	RS8462P	MSL3	Tape and Reel, 4000
RS8464PXP	SOP14	14	4	-40°C ~125°C	RS8464P	MSL3	Tape and Reel, 4000

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.



6 PIN CONFIGURATION AND FUNCTIONS




PIN DESCRIPTION

	PIN			
NAME	RS8461P	I/O (1)	DESCRIPTION	
	SOT23-5			
-IN	4	I	Negative (inverting) input	
+IN	3	- 1	Positive (noninverting) input	
OUT	1	0	Output	
V-	2	-	- Negative (lowest) power supply	
V+	5	-	Positive (highest) power supply	

⁽¹⁾ I = Input, O = Output.



PIN CONFIGURATION AND FUNCTIONS




PIN DESCRIPTION

NAME	PIN	I/O (1)	DESCRIPTION		
NAME	SOP8	1/0 \-/	DESCRIPTION		
-INA	2	I	Inverting input, channel A		
+INA	3	I	Noninverting input, channel A		
-INB	6	I	Inverting input, channel B		
+INB	5	I	Noninverting input, channel B		
OUTA	1	0	Output, channel A		
OUTB	7	0	Output, channel B		
V-	4	-	Negative (lowest) power supply or ground (for single supply operation)		
V+	8	-	Positive (highest) power supply		

⁽¹⁾ I = Input, O = Output.



PIN CONFIGURATION AND FUNCTIONS



PIN DESCRIPTION

NANAE	PIN	1/0/1)	DESCRIPTION	
NAME	SOP14	I/O (1)	DESCRIPTION	
-INA	2	1	Inverting input, channel A	
+INA	3	1	Noninverting input, channel A	
-INB	6	1	Inverting input, channel B	
+INB	5	1	Noninverting input, channel B	
-INC	9	1	Inverting input, channel C	
+INC	10	I	Noninverting input, channel C	
-IND	13	I	Inverting input, channel D	
+IND	12	I	Noninverting input, channel D	
OUTA	1	0	Output, channel A	
OUTB	7	0	Output, channel B	
OUTC	8	0	Output, channel C	
OUTD	14	0	Output, channel D	
V-	11	-	Negative (lowest) power supply or ground (for single supply operation)	
V+	4	-	Positive (highest) power supply	

⁽¹⁾ I = Input, O = Output.



7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		·	MIN	MAX	UNIT
\/altaga	Supply, V _S = (V+) - (V-)			36	V
Voltage	Signal input pin ⁽²⁾		(V-)-0.5	(V+) +0.5	7 °
C	Signal input pin ⁽²⁾		-10	10	mA
Current	Output short-circuits (3)		Continuous		
		SOT23-5		230	
θJA	Package thermal impedance (4)	SOP8		110	°C/W
			105		
	Operating range, T _A		-40	125	
Temperature	Junction, T _J (5)		-40	150	°C
	Storage, T _{stg}		-65	150	1

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (3) Short-circuit to ground, one amplifier per package.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
		Human-Body Model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-Device Model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1500	V
	uiscriarge	Machine Model (MM)	±200	

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply valtage V = (VI) (V)	Single-supply	4.5		32	V
Supply voltage, $V_S = (V+) - (V-)$	Dual-supply	±2.25		±16	\ \
Operating range, T _A	-40		125	°C	

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.



7.4 Electrical Characteristics

(At T_A =+25°C, V_S =4.5V to 32 V (±2.25V to ±16 V), R_L =10k Ω connected to V_S /2, V_{CM} = V_S /2 and V_{OUT} = V_S /2, Full ⁽⁹⁾ =-40°C to 125°C, unless otherwise noted.) ⁽¹⁾

PARAMETER	SYMBOL	CONDITION	TEMP	MIN ⁽²⁾	TYP (3)	MAX ⁽²⁾	UNIT	
INPUT CHARACTERISTICS								
	.,		+25°C	-1	±0.3	1		
Input Offset Voltage	Vos	$V_S=\pm 16V$, $V_{CM}=V_S/2$	FULL		±0.36		mV	
Input Offset Voltage Average Drift	Vos Tc		FULL		±3.4		μV/°C	
Land Bin Communit (4) (5)			+25°C		±10	±60	рА	
Input Bias Current (4) (5)	lΒ		FULL		±600		pА	
Input Offset Current (4)	los		+25°C		±10	±60	pА	
input Offset Current V	IOS		FULL		±600		pА	
Power-Supply Rejection Ratio	PSRR	V _S =5V~32V, V _{CM} =V _S /2	+25°C	83	101		dB	
	1 31(1)	V5-3 V 32 V, V C M - V 5/ Z	FULL		100		ub.	
Input Common-Mode Voltage Range	V _{CM}		FULL	(V-)		(V+)-2	V	
Common Mode Poinction Potio	CMRR	V _S =32V,	+25°C	94	110		ЧD	
Common-Mode Rejection Ratio	CMRR	(V-) <v<sub>CM<(V+)-2V</v<sub>	FULL		108		dB	
Open Lean Valtage Cain	Aol	V _S =32V, R _L =10 KΩ	+25°C	101	124		dB	
Open-Loop Voltage Gain	AOL	V_{O} =(V-)+0.5V to (V+)-0.5V	FULL		117		ub ub	
NOISE PERFORMANCE								
Input Voltage Noise	e _{np-p}	f=0.1Hz to 10Hz	+25°C		8.5		μV_{PP}	
Input Voltage Noise Density (4)	en	f=1KHz	+25°C		40		nV/√Hz	
DYNAMIC PERFORMANCE								
Slew Rate ⁽⁸⁾	SR	G=+1, V _S =32V	+25°C		24		V/µs	
Settling Time to 0.1%	ts	V _S =32V, V _{PP} =7V, G=+1 C _L =100pF	+25°C		1.2		μs	
Gain-Bandwidth Product	GBP	V _S =32V, V _{IN} =50mV _{P-P}	+25°C		10		MHz	
Overload Recovery Time	tor	$V_{IN} \times G \ge V_S$	+25°C		0.35		μs	
Phase Margin ⁽⁴⁾	φο	V _{OUT} =100mV _{P-P} , C _L =70pF	+25°C		60		0	
OUTPUT CHARACTERISTICS								
Output Voltage Swing from Rail	Vон	V _S =±16V, R _L =10 KΩ	+25°C		90	150	mV	
Output Voltage Swilig Holli Kall	Vol	V5-±10V, K[-10 K22	+25°C		65	150	IIIV	
Output Source Current (6) (7)	I _{SOURCE}	V _S =32V	+25°C	40	75		mΛ	
Output Sink Current (6) (7)	I _{SINK}	V5-32 V	+23 C	40	75		mA	
POWER SUPPLY								
Operating Voltage Range	Vs		FULL	4.5		32	V	
		Vc=+2 5\/ louz=0mΛ	+25°C		2.2	4.1		
Quiescent Current Per Amplifier	lq	V _S =±2.5V, I _{OUT} =0mA	FULL			4.5	mA	
Quiescent current rei Ampillei		Vs=±16V, I _{OUT} =0mA	+25°C		2.6	4.6		
			FULL			5.0		
Turn-On Time		V _S =32V	+25°C		52		μs	




- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.



7.5 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At T_A = +25°C, V_S = ±16V, unless otherwise noted.



3.5 3.5 2.5 2 2 2 2 2 3.5 50 65 80 95 110 125 Temperature(°C)

Figure 1. Supply Voltage vs Quiescent Current

100 80 60 Output Current(mA) 40 Source 20 0 -20 I_{Sink} -40 -60 -80 -100 8 12 20 4 16 24 28 32 Supply Voltage(V)

Figure 2. Quiescent Current vs Temperature




Figure 3. Supply Voltage vs Output Current




Figure 4. Input Offset Voltage vs Temperature




Figure 5. Input Offset Voltage vs Input Common Mode Voltage

Figure 6. Input Offset Voltage vs Supply Voltage



Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At T_A = +25°C, V_S = ±16V, unless otherwise noted.




Figure 7. Common-Mode Rejection Ratio vs
Temperature




Figure 9. Open-Loop Voltage Gain vs Temperature




Figure 11. Small-Signal Step Response




Figure 8. Power-Supply Rejection Ratio vs
Temperature




Figure 10. 0.1-Hz to 10-Hz Noise




Figure 12. Large-Signal Step Response



8 DETAILED DESCRIPTION

8.1 Overview

The RS846XP is the next-generation family of the industry standard RS845X high-voltage general purpose amplifiers. These devices provide outstanding value for cost-sensitive applications requiring high slew rate with high voltage signals, such as motor drive and inverter systems.

A robust MUX-friendly input stage enhances flexibility in design, with common-mode voltage range extending to the negative rail as well as improved settling time in multi-channel applications. Low offset voltage (± 0.3 mV, TYP) and low offset voltage drift ($\pm 3.4 \mu V/^{\circ}C$) allows the RS846XP family to be used in rugged applications requiring precision current and voltage sensing. High voltage operation (up to 36 V) and high slew rate ($24V/\mu s$) make the RS846XP family a premier choice for high-voltage applications with fast transients.

8.2 Power Supply Recommendations

Supply voltages larger than 32 V for a single-supply or outside the range of ± 16 V for a dual-supply can permanently damage the device. Place $0.1\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies.

8.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a $24V/\mu s$ slew rate.

8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier depending on the application.



9 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The RS846XP series of operational amplifiers can be used in countless applications. The few applications in this section show principles used in all applications of these parts.

9.2 Inverting Amplifier Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 13. Schematic for Inverting Amplifier Application



10 LAYOUTS

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational
 amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, $0.1\mu F$ ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground
 planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically
 separate digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 15, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example




Figure 14. Schematic Representation






Figure 15. Layout Recommendation

NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.





11 PACKAGE OUTLINE DIMENSIONS SOT23-5 (3)





RECOMMENDED LAND PATTERN (Unit: mm)







S. mahal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Min Max		Max	
A (1)	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D (1)	2.820	3.020	0.111	0.119	
E (1)	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950(BSC) (2)	0.037(BSC) (2)	
e1	1.800	2.000	0.071	0.079	
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
 BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
- 3. This drawing is subject to change without notice.





SOP8 (3)





RECOMMENDED LAND PATTERN (Unit: mm)







Complex	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
A (1)	1.350	1.750	0.053	0.069		
A1	0.100	0.250	0.004	0.010		
A2	1.350	1.550	0.053	0.061		
b	0.330	0.510	0.013 0.007	0.020		
С	0.170	0.250		0.010		
D (1)	4.800	5.000	0.189	0.197		
e	1.270(BSC) (2)	0.050(BSC) (2)			
E	5.800	6.200	0.228	0.244		
E1 ⁽¹⁾	3.800	4.000	0.150	0.157		
L	0.400	1.270	0.016	0.050 8°		
θ	0°	8°	0°			

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
 This drawing is subject to change without notice.





SOP14 (3)





RECOMMENDED LAND PATTERN (Unit: mm)






Compleal	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min	Min Max		Мах		
A (1)	1.350	1.750	0.053	0.069		
A1	0.100	0.250	0.004	0.010 0.061 0.020 0.010		
A2	1.350	1.550	0.053			
b	0.310	0.510	0.012			
С	0.100	0.250	0.004			
D (1)	8.450	8.850	0.333	0.348		
е	1.270(BSC) (2)	0.050(BSC) ⁽²⁾			
Е	5.800	6.200	0.228	0.244		
E1 ⁽¹⁾	3.800	4.000	0.150	0.157		
L	0.400 1.270		0.016	0.050		
θ	0°	8°	0°	8°		

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
 BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
 This drawing is subject to change without notice.



12 TAPE AND REEL INFORMATION REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
SOP8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1
SOP14	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1

- 1. All dimensions are nominal.
- 2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.