



2-Bit Bidirectional Voltage-Level Translator for Open-Drain and Push-Pull Application

1 FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Grade 1
- No Direction-Control
- Data Rates
 24Mbps (Push-Pull)
 2Mbps (Open-Drain)
- 1.65V to 5.5V on A ports and 2.3V to 5.5V on B Ports (V_{CCA}≤V_{CCB})
- V_{CC} Isolation: If Either V_{CC} is at GND, Both Ports are in the High-Impedance State
- No Power-Supply Sequencing Required: Either V_{CCA} or V_{CCB} can be Ramped First
- IOFF: Supports Partial-Power-Down Mode Operation
- Extended Temperature: -40°C to +125°C

2 APPLICATIONS

- Automotive Infotainment
- Advance Driver Assistance Systems (ADAS)
- Telematics

3 DESCRIPTIONS

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable power-supply rails, with the A ports supporting operating voltages from 1.65V to 5.5V while it tracks the V_{CCA} supply, and the B ports supporting operating voltages from 2.3V to 5.5V while it tracks the V_{CCB} supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8V, 2.5V, 3.3V and 5V voltage nodes.

When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption. OE has an internal pull-down current source, as long as V_{CCA} is powered.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The RS0102-Q1 is available in Green VSSOP8 packages. It operates over an ambient temperature range of -40°C to +125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
RS0102-Q1	VSSOP8	2.00mm×2.30mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



4 FUNCTIONAL BLOCK DIAGRAM





Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTIONAL BLOCK DIAGRAM	2
5 REVISION HISTORY	4
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	5
7 PIN CONFIGURATIONS	6
8 SPECIFICATIONS	7
8.1 Absolute Maximum Ratings	7
8.2 ESD Ratings	7
8.3 Recommended Operating Conditions	8
8.4 Electrical Characteristics	9
8.5 Timing Requirements	10
8.5.1 V _{CCA} =1.8V±0.15 V	10
8.5.2 V _{CCA} =2.5V±0.15 V	10
8.5.3 V _{CCA} =3.3V±0.15 V	10
8.5.4 V _{CCA} =5V±0.15 V	10
8.6 Switching Characteristics: V_{CCA} =1.8V ± 0.15V	11
8.7 Switching Characteristics: $V_{CCA}=2.5V \pm 0.15V$	12
8.8 Switching Characteristics: V_{CCA} =3.3V ± 0.3V	13
8.9 Switching Characteristics: V_{CCA} =5.0V ± 0.35V	14
8.10 Typical Characteristics	15
9 PARAMETER MEASUREMENT INFORMATION	18
10 FEATURE DESCRIPTION	20
10.1 Overview	20
10.2 Architecture	20
10.3 Input Driver Requirements	20
10.4 Output Load Considerations	21
10.5 Enable and Disable	21
10.6 Pullup or Pulldown Resistors on I/O Lines	21
11 APPLICATION AND IMPLEMENTATION	22
11.1 Application Information	22
11.2 Typical Application	22
12 PACKAGE OUTLINE DIMENSIONS	23
13 TAPE AND REEL INFORMATION	24



5 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2023/11/13	Preliminary version completed
A.0.1	2023/12/20	Update Extended Temperature: -40°C to +125°C
A.0.2	2024/03/06	Modify packaging naming
A.1	2024/05/21	Initial version completed



6 PACKAGE/ORDERING INFORMATION (1)

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	PACKAGE MARKING	PACKAGE OPTION
RS0102- Q1	RS0102XVS8- Q1	-40°C ~+125°C	VSSOP8	NIPDAUAG	MSL1-260°- Unlimited	0102	Tape and Reel,3000

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(3) MSL Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.



7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME		FUNCTION
VSSOP8			FUNCTION
1	B2	I/O	Input/output B2. Reference to V _{CCB} .
2	GND	-	Ground.
3	Vcca	Р	A Port Supply Voltage.1.65V \leq V _{CCA} \leq 5.5V and V _{CCA} \leq V _{CCB}
4	A2	I/O	Input/output A2. Reference to V _{CCA} .
5	A1	I/O	Input/output A1. Reference to V _{CCA} .
6	OE	I	Output Enable (Active High). Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
7	Vссв	Р	B Ports Supply Voltage.2.3V \leq V _{CCB} \leq 5.5V.
8	B1	I/O	Input/output B1. Reference to V _{CCB} .

(1) I=input, O=output, I/O=input and output, P=power.



8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

SYMBOL	PARAMETER		MIN	MAX	UNIT
V _{CCA}	Supply Voltage Range	-0.3	6.0	V	
V _{CCB}	Supply Voltage Range		-0.3	6.0	V
VI ⁽²⁾	Input Voltage Pange	A port	-0.3	6.0	
$V_{l^{(2)}}$	Input Voltage Range	B port	-0.3	6.0	V
Vo ⁽²⁾	Voltage range applied to any output in the high-	A port	-0.3	6.0	
VO ⁽⁼⁾	impedance or power-off state	B port	-0.3	6.0	V
Vo ⁽²⁾⁽³⁾	Voltage range applied to any output in the high or	A port	-0.3	V _{CCA} +0.3	V
VO(=)(0)	low state	B port	-0.3	V _{CCB} +0.3	V
Ік	Input clamp current	V1<0		-50	mA
Іок	Output clamp current	Vo<0		-50	mA
lo	Continuous output current	·		±50	mA
	Continuous current through V _{CCA} , V _{CCB} or GND			±100	mA
ALθ	Package thermal impedance ⁽⁴⁾	VSSOP8		205	K/W
τJ	Junction Temperature ⁽⁵⁾		-40	150	°C
T_{stg}	Storage temperature		-65	+150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD-51.

(5) The maximum power dissipation is a function of $T_{J(MAX)}$, R_{0JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{0JA}$. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
V(ESD)	V _(ESD) Electrostatic discharge	Charged-Device Model (CDM), per AEC Q100-011	±1000	v
		Latch-Up (LU), per AEC Q100-004	±150	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



8.3 Recommended Operating Conditions

Vcci is the supply voltage associated with the input port. Vcco is the supply voltage associated with the output port.

PARAMETER		CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
Courselite and (1)	Vcca	Vcca			5.5	v
Supply voltage ⁽¹⁾	V _{CCB}		2.3		5.5	
	A-port I/Os	V _{CCA} = 1.65 V to 1.95 V V _{CCB} = 2.3 V to 5.5 V	V _{CCI} – 0.2		V _{CCI}	V
High-level input voltage	A-port 1/Os	V _{CCA} = 2.3 V to 5.5 V V _{CCB} = 2.3 V to 5.5 V	V _{CCI} – 0.4		Vcci	V
(Vін)	B-port I/Os	V _{CCA} = 1.65 V to 5.5 V V _{CCB} = 2.3 V to 5.5 V	V _{CCI} – 0.4		Vcci	V
	OE input	V _{CCA} = 1.65 V to 5.5 V V _{CCB} = 2.3 V to 5.5 V	V _{CCA} × 0.8		5.5	V
	A-port I/Os	V _{CCA} = 1.65 V to 5.5 V V _{CCB} = 2.3 V to 5.5 V	0		0.15	V
Low-level input voltage (V _{IL})	B-port I/Os	V _{CCA} = 1.65 V to 5.5 V V _{CCB} = 2.3 V to 5.5 V	0		0.15	V
	OE input	V _{CCA} = 1.65 V to 5.5 V V _{CCB} = 2.3 V to 5.5 V	0		V _{CCA} × 0.25	V
Input transition rise or fall rate($\Delta t/\Delta v$)		A-port I/Os push-pull driving			10	ns/V
		B-port I/Os push-pull driving			10	ns/V
		Control input			10	ns/V
T _A Operating free-air tem	perature		-40		125	°C

(1) V_{CCA} must be less than or equal to V_{CCB} .

(2) The maximum V_{IL} value is provided to ensure that a valid V_{OL} is maintained. The V_{OL} value is V_{IL} plus the voltage drop across the pass gate transistor.



8.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) $^{(1)(2)(3)}$

PA	RAMETER	CONDITIONS	Vcca	V _{CCB}	TEMP	MIN ⁽⁴⁾	TYP ⁽⁵⁾	MAX ⁽⁴⁾	UNITS	
Voha	Port A output high voltage	I _{OH} = −20 µA V _{IB} ≥ V _{CCB} − 0.4V	1.65V to 5.5V	2.3V to 5.5V	Full	V _{CCA} × 0.7		5.5		
Vola	Port A output low voltage	$I_{OL} = 1mA$ $V_{IB} \le 0.15 V$	1.65V to 5.5V	2.3V to 5.5V	Full			0.3	v	
Vонв	Port B output high voltage	I _{OH} = −20 μA V _{IA} ≥ V _{CCA} − 0.2 V	1.65V to 5.5V	2.3V to 5.5V	Full	V _{ссв} × 0.7			v	
Volb	Port B output low voltage	$I_{OL} = 1mA$ $V_{IA} \le 0.15 V$	1.65V to 5.5V	2.3V to 5.5V	Full			0.3		
	Input			2.3V to	+25°C			±1		
Iı	leakage current	OE	1.65V to 5.5V	5.5V	Full			±1.5	μA	
	Partial	A Dauta	0)(+25°C			±0.5		
L.,,	power	A Ports	0V	0V to 5.5V	Full			±1	μA	
l _{off}	down	B Ports	0V to 5.5V	0V	+25°C			±0.5		
	current	BFOILS	00 10 5.50	00	Full			±1	μΑ	
	High-				+25°C			±0.5		
loz ⁽⁶⁾	impedance State output current	A or B port OE=0V	1.65V to 5.5V	2.3V to 5.5V	Full			±1	±1 μA	
	V _{CCA} supply	$V_1 = V_0 = open$	1.65V to V _{CCB}	2.3V to 5.5V	Full			2.5		
ICCA	current	$I_0 = 0$	5.5V	0V	Full			2.5	μA	
			0V	5.5V	Full			-1		
	V _{CCB} supply	V _I = V _O = open	1.65V to V _{CCB}	2.3V to 5.5V	Full			10		
Іссв	current	$I_0 = 0$	5.5V	0V	Full			-1	μA	
			0V	5.5V	Full			1		
Ісса + Іссв	Combined supply current	$V_1 = V_0 = open$ $I_0 = 0$	1.65V to V_{CCB}	2.3V to 5.5V	Full			13	μA	
Iccza	V _{CCA} supply current	$V_I = V_{CCI} \text{ or } 0V$ $I_0 = 0, OE=0V$	1.65V to V _{CCB}	2.3V to 5.5V	Full			1	μΑ	
I _{CCZB}	V _{CCB} supply current	V _I = V _{CCI} or 0V I _O = 0, OE=0V	2.3V to 5.5V	2.3V to 5.5V	Full			1	μA	
CI	Input capacitance	OE	3.3V	3.3V	+25°C		2.5		pF	
	Input-to-	A port	3.3V	3.3V	+25°C		5			
CIO	output internal capacitance	B port	3.3V	3.3V	+25°C		5		pF	

(1) V_{CCI} is the V_{CC} associated with the input port.

(2) V_{CCO} is the V_{CC} associated with the output port

(3) V_{CCA} must be less than or equal to V_{CCB} .

(4) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(5) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

(6) For I/O ports, the parameter I_{OZ} includes the input leakage current.



8.5 Timing Requirements

8.5.1 V_{CCA}=1.8V±0.15 V

		V _{CCB} =2.5V ±0.2V	V _{CCB} =3.3V ±0.2V	V _{CCB} =5V ±0.2V	UNIT	
		ТҮР	ТҮР	ТҮР	UNIT	
Data wata	Push-pull driving	21	22	24	N 4laura	
Data rate	Open-drain driving	2	2	2	Mbps	
Pulse duration(t _w)	Push-pull driving (data inputs)	47	45	41		
	Open-drain driving (data inputs)	500	500	500	ns	

8.5.2 V_{CCA}=2.5V±0.15 V

		V _{CCB} =2.5V ±0.2V	V _{CCB} =3.3V ±0.2V	$V_{CCB}=5V\pm0.2V$	UNIT	
		ТҮР	ТҮР	ТҮР	UNIT	
Data rate	Push-pull driving	20	22	24	Mhaa	
Data rate	Open-drain driving	2	2	2	Mbps	
Pulse duration(t _w)	Push-pull driving (data inputs)	50	45	41		
	Open-drain driving (data inputs)	500	500	500	ns	

8.5.3 V_{CCA}=3.3V±0.15 V

		V _{CCB} =3.3V ±0.2V	V _{CCB} =5V ±0.2V	UNIT	
		ТҮР	ТҮР	UNIT	
Data vata	Push-pull driving	23	24	N 4 la va a	
Data rate	Open-drain driving	2	2	Mbps	
Pulse duration(t _w)	Push-pull driving (data inputs)	43	41		
	Open-drain driving (data inputs)	500	500	ns	

8.5.4 V_{CCA}=5V±0.15 V

		V _{CCB} =5V ±0.2V	UNIT
		ТҮР	UNIT
Data vata	Push-pull driving	24	Mhaa
Data rate	Open-drain driving	2	Mbps
Pulse	Push-pull driving (data inputs)	41	
duration(t _w)	Open-drain driving (data inputs)	500	ns



8.6 Switching Characteristics: V_{CCA}=**1.8V** ± **0.15V** over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾

PARAMETER		CONDITIONS		Vcc	B=2.5V±	:0.2V	Vcc	в=3.3V±	:0.2V	V _{CCB} =5V±0.2V			
				MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
t _{PHL}	Propagation delay time		Push-pull A- driving			3.8	1.5		4.7	2.2		6.8	ns
	high-to-low output	to-B	Open-drain driving	13		39.2	13.2		39.6	13.3		40	
tplh	Propagation delay time	A-	Push-pull driving	2.1		6.3	1.8		5.6	1.8		5.4	ns
UPLH	low-to-high output	to-B	Open-drain driving	110		332	91.5		275	71.5		215	113
tрнl	Propagation delay time	B- to-	Push-pull driving	1.0		3.2	1.0		3.0	1.1		3.3	ns
LPHL	high-to-low output	A	Open-drain driving	13		39.2	13		39.2	13.1		39.3	115
tplh	Propagation delay time	B- to-	Push-pull driving	0.9		2.7	0.8		2.4	0.7		2.3	ns
UPLH	low-to-high output	A	Open-drain driving	86.5		260	44.5		134	33		99	115
\mathbf{t}_{en}	Enable time	OE-to	o-A or B	12.5		37.5	10.5		31.5	9.5		28.5	ns
t_{dis}	Disable time	OE-to-A or B		625		1875	625		1875	625		1875	ns
trA		A port	Push-pull driving	3.4		10.4	3.0		9.2	2.8		8.4	ns
ιrΑ	time	rise time	Open-drain driving	59		177	19.5		58.5	6.5		19.5	115
t _{rB}	Input rise	B port	Push-pull driving	2.9		8.7	2.4		7.2	2.0		6.2	ns
чв	time	rise time	Open-drain driving	83		249	63.5		191	37.5		113	113
t _{fA}	Input fall	A port	Push-pull driving	1.5		4.5	1.4		4.2	1.3		4.1	nc
чA	time	fall time	Open-drain driving	0.9		2.9	0.8		2.6	0.8		2.4	ns I
t _{fB}	Input fall	B port	Push-pull driving	2.4		7.2	3.1		9.3	4.2		12.6	ns
чв	time	fall time	Open-drain driving	1.1		3.5	1.2		3.6	1.4		4.2	113
tsk(o)	Skew(time), output		nel-to- nel Skew			0.8			0.8			0.8	ns
Maxin	num data rata		pull driving		21			22			24		Mbp
1 IuAII		Open	-drain driving		2			2			2		i.i.p



8.7 Switching Characteristics: V_{CCA}=**2.5V** ± **0.15V** over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾

PARAMETER		CONDITIONS		Vcci	⊧=2.5V±	0.2V	V _{CCB} =3.3V±0.2V			V _{CCB} =5V±0.2V			UNIT
				MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
t _{PHL}	Propagation delay time t _{PHL} high-to-low		Push-pull driving Open-drain	1.4		4.2	1.7		5.1	2.5		7.5	ns
	output	to-B	driving	13.1		39.5	13.2		39.8	13.3		40	
tplh	Propagation delay time	A-	Push-pull driving	1.3		4.1	1.2		3.8	1.2		3.6	ns
	low-to-high output	to-B	Open-drain driving	99		297	84.5		254	65.5		197	
tphl	Propagation delay time	B- to-	Push-pull driving	1.2		3.8	1.2		3.6	1.2		3.8	ns
	high-to-low output	A	Open-drain driving	13.2		39.6	13.2		39.8	13.3		40	
tplh	Propagation delay time	B- to-	Push-pull driving	1.0		3.2	1.0		3.0	0.9		2.9	ns
SI LIT	low-to-high output	А	Open-drain driving	98		294	69		207	31.5		94.5	
t _{en}	Enable time	OE-to-A or B		12		36	10		30	8.5		25.5	ns
t_{dis}	Disable time	OE-to-A or B		625		1875	625		1875	625		1875	ns
trA	Input rise p	A port	Push-pull driving	1.7		5.1	1.4		4.4	1.3		4.1	ns
97	time	rise time	Open-drain driving	78		234	46		138	6.5		19.5	113
t _{rB}	Input rise	B port	Push-pull driving	2.3		7.1	1.7		5.3	1.3		4.1	ns
-10	time	rise time	Open-drain driving	80		240	62		186	40.5		122	
t _{fA}	Input fall	A port	Push-pull driving	2.5		7.7	2.6		7.8	2.5		7.5	ns
-173	time	fall time	Open-drain driving	1.0		3.2	1.0		3.0	0.9		2.7	
t _{fB}	Input fall	B port	Push-pull driving	2.5		7.5	3.2		9.6	4.3		13.1	ns
10	time	fall time	Open-drain driving	1.0		3.0	1.1		3.3	1.4		4.2	
tsk(o)	Skew(time), output		nel-to- nel skew			0.8			0.8			0.8	ns
Maxin	num data rata		pull driving		20			22			24		Mbps
		-	-drain driving		2			2			2		



8.8 Switching Characteristics: V_{CCA}=**3.3V** ± **0.3V** over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾

PARAMETER		CONDU	Vcc	в=3.3V±(0.2V	Vc					
		CONDI	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT		
tphl	Propagation delay time	A-to-B	Push-pull driving	1.8		5.4	2.5		7.7	ns	
UPHL	high-to-low output	A-10-D	Open-drain driving	13.2		39.6	13.3		40	115	
tplh	Propagation delay time	A-to-B	Push-pull driving	1.1		3.5	1.0		3.2	ns	
UPLH	H low-to-high output	Open-drain driving	77.5		232.5	54.5		163.5	113		
tphl	Propagation delay time	B-to-A	Push-pull driving	1.5		4.7	1.6		5	ns	
UPHL	high-to-low output	D-10-A	Open-drain driving	13.2		39.8	13.3		40.1	115	
tрlн	Propagation delay time	B-to-A	Push-pull driving	0.9		2.9	0.9		2.7	ns	
LPLH	low-to-high output	B-10-A	Open-drain driving	79		237	43.5		130.5	115	
t _{en}	Enable time	OE-to-A or B		9.5		28.5	7.5		22.5	ns	
\mathbf{t}_{dis}	Disable time	OE-to-A or B		625		1875	625		1875	ns	
t _{rA}	t _{rA} Input rise time	A port rise time	Push-pull driving	1.1		3.5	1.0		3.2	ns	
ιrΑ	input fise time		Open-drain driving	58.5		175.5	24		72	115	
+ -	Input rise time	B port rise time	Push-pull driving	1.5		4.5	1.2		3.6	nc	
t _{rB}	input rise time	в port rise time	Open-drain driving	58.5		175.5	37.5		112.5	ns	
+	Input fall time	A port fall time	Push-pull driving	4.0		12	3.8		11.4		
t _{fA}	input fail time		Open-drain driving	1.1		3.3	1.0		3.2	ns	
te	Input fall time	P port fall time	time B port fall time	Push-pull driving	4.1		12.3	5.4		16.2	ns
t _{fB}	-		Open-drain driving	1.0		3.2	1.2		3.6	115	
tsk(o)	Skew(time), output	Channel-to-chanr	nel skew			0.8			0.8	ns	
Maxin	num data rata	Push-pull driving			23			24		Mbps	
		Open-drain drivin		2			2		in ops		



8.9 Switching Characteristics: V_{CCA}=5.0V ± 0.35V over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾

				V	V _{CCB} =5V±0.2V				
	PARAMETER		NDITIONS	MIN	ТҮР	MAX			
L	Propagation delay time		Push-pull driving	2.8		8.4			
t _{PHL} high-to-low output		A-to-B	Open-drain driving	13.4		40.2	ns		
Ŧ	Propagation delay time	A-to-B	Push-pull driving	1.0		3.0			
t _{PLH}	low-to-high output	А-10-В	Open-drain driving	77.5		232.5	ns		
L	Propagation delay time	B-to-A	Push-pull driving	2.9		8.7			
t PHL	high-to-low output	B-to-A	Open-drain driving	13.7		41.3	ns		
L	Propagation delay time	B-to-A	Push-pull driving	0.9		2.7			
t _{PLH}	low-to-high output	B-to-A	Open-drain driving	80		240	ns		
t _{en}	Enable time	OE-to-A or B		8.5		25.5	ns		
t_{dis}	Disable time	OE-to-A or B		625		1875	ns		
т		A port rise	Push-pull driving	0.9		2.9			
t _{rA}	Input rise time	time	Open-drain driving	52.5		157.5	ns		
	lanat dia stina s	B port rise	Push-pull driving	1.1		3.5			
t _{rB}	Input rise time	time	Open-drain driving	47.5		142.5	ns		
L	l		Push-pull driving	4.5		13.5			
t _{fA}	Input fall time	A port fall time	Open-drain driving	1.3		3.9	ns		
L	l	Durant fall times	Push-pull driving	4.4		13.4			
t_{fB}	Input fall time	B port fall time	Open-drain driving	1.2		3.8	ns		
tsk(o)	Skew(time), output	Channel-to-char	nnel skew			0.8	ns		
Mari		Push-pull driving	5		24		N 4 la sa		
Maxim	um data rata	Open-drain drivi	ing		2		Mbps		



8.10 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.







Figure3: Low-Level Output Voltage vs Low-Level Current





Figure2: Low-Level Output Voltage vs Low-Level Current



Figure4: Low-Level Output Voltage vs Low-Level Current



Low-Level Output Voltage



Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure7: Low-Level Output Voltage vs Low-Level Current



Figure9: Low-Level Output Voltage vs Low-Level Current







Figure8: Low-Level Output Voltage vs Low-Level Current



Figure 10: Low-Level Output Voltage vs Low-Level Current



Figure 12: Low-Level Output Voltage vs Low-Level Current



Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure13: Low-Level Output Voltage vs Low-Level Current



Figure15: Low-level Output Voltage vs Low-Level Current



Figure14: Low-Level Output Voltage vs Low-Level Current



9 PARAMETER MEASUREMENT INFORMATION

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- PRR 10 MHz
- Zo = 50 Ω
- $dv/dt \ge 1 V/ns$

Note: All input pulses are measured one at a time, with one transition per measurement.



Figure 16. Data Rate, Pulse Duration, Propagation Delay, Output Rise And Fall Time Measurement Using A Push-Pull Driver



Figure 17. Data Rate, Pulse Duration, Propagation Delay, Output Rise And Fall Time Measurement Using An Open-Drain Driver





Table 1. Switch Configuration For Enable/Disable Timing

TEST	S1
t _{PZL} ⁽¹⁾ , t _{PLZ} ⁽²⁾	2 × V _{CCO}
t _{PHZL} ⁽¹⁾ , t _{PZH} ⁽²⁾	Open

(1) t_{PZL} and t_{PZH} are the same as t_{en} .

(2) $t_{\mathsf{PLZ}} \, \text{and} \, \, t_{\mathsf{PHZ}} \, \text{are the same as} \, \, t_{\mathsf{dis}}.$





(1) All input pulses are measured one at a time, with one transition per measurement.

Figure 19. Voltage Waveforms Pulse Duration







A. Waveform 1 is for an output with internal such that the output is high, except when OE is high.B. Waveform 2 is for an output with conditions such that the output is low, except when OE is high.

Figure 21. Voltage Waveforms Enable and Disable



10 FEATURE DESCRIPTION

10.1 Overview

The RS0102-Q1 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. $10-k\Omega$ pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

10.2 Architecture

The RS0102-Q1 architecture (see Figure 22) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A. These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.



Figure 22. Architecture of a RS0102-Q1 Cell

The RS0102-Q1 employs two key circuits to enable this voltage translation:

1) An N-channel pass-gate transistor topology that ties the A-port to the B-port

2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B Ports.

10.3 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push pull) drivers that are interfaced to the RS0102-Q1 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal 10-k Ω pullup resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving RS0102-Q1 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω .



Feature Description

10.4 Output Load Considerations

We recommend careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round-trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the RS0102-Q1 device output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

10.5 Enable and Disable

The RS0102-Q1 device has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

10.6 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal $10-k\Omega$ pullup resistor to V_{CCA}, and each B-port I/O has an internal $10-k\Omega$ pullup resistor to V_{CCB}. If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal $10-k\Omega$ resistors). Adding lower value pull-up resistors will affect V_{OL} levels, however. The internal pull-ups of the RS0102-Q1 are disabled when the OE pin is low.



11 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The RS0102-Q1 device can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I₂C or 1-wire, where the data is bidirectional and no control signal is available. The device can also be used in applications where a push-pull driver is connected to the data I/Os, but the RS0102-Q1 might be a better option for such push-pull applications.

11.2 Typical Application



Figure 23. Typical Application Circuit



12 PACKAGE OUTLINE DIMENSIONS

VSSOP8⁽³⁾



RECOMMENDED LAND PATTERN (Unit: mm)





Combal	Dimensions Ir	n Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Мах		
A ⁽¹⁾		1.000		0.039		
A1	0.000	0.150	0.000	0.006		
A2	0.600	0.850	0.023	0.034		
b	0.170	0.270	0.007	0.010		
с	0.080	0.230	0.003	0.009		
D ⁽¹⁾	1.900	2.100	0.075	0.083		
e	0.500 (BSC) ⁽²⁾	0.020 (BSC) ⁽²⁾			
E ⁽¹⁾	2.200	2.400	0.087	0.095		
E1	3.000	3.200	0.118	0.126		
L	0.150	0.400	0.006	0.016		
L1	0.400 (BSC) ⁽²⁾		0.016 (BSC) ⁽²⁾		
Z	0.100	0.400	0.004	0.016		
θ	0°	8°	0°	8°		

NOTE:

. 1. Plastic or metal protrusions of 0.15mm maximum per side are not included. 2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal. 3. This drawing is subject to change without notice.



13 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel	Reel	A0	B0	K0	P0	P1	P2	W	Pin1
	Diameter	Width(mm)	(mm)	Quadrant						
VSSOP8	7"	9.5	2.25	3.35	1.40	4.0	4.0	2.0	8.0	Q3

NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.