

RS4G08-Q1 Quadruple 2-Input Positive-AND Gate


1 FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Grade 1
- Operating Voltage Range: 1.65V to 5.5V
- Low Power Consumption: 1 μ A (Max)
- Operating Temperature Range: -40°C to +125°C
- Inputs Accept Voltage to 5.5V
- High Output Drive: ± 24 mA at V_{cc}=3.0V
- PACKAGES: SOP14, TSSOP14

2 APPLICATIONS

- Qualified for Automotive Applications
- Increase Digital Signal Drive Strength
- Infotainment
- ADAS
- HEV/EV Inverter

LOGIC SYMBOL



3 DESCRIPTIONS

The RS4G08-Q1 quadruple 2-input positive-AND gate is designed for 1.65V to 5.5V V_{cc} operation.

The RS4G08-Q1 device performs the Boolean function Y=A • B or Y= $\bar{A} + \bar{B}$ in positive logic. The device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The RS4G08-Q1 is available in Green SOP14 and TSSOP14 packages. It operates over an ambient temperature range of -40°C to +125°C.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS4G08-Q1	SOP14	8.65mm×3.90mm
	TSSOP14	5.00mm×4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	H
L	H	L
H	L	L
L	L	L

Y=A•B

H=High Voltage Level

L=Low Voltage Level

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTION TABLE	1
5 Revision History	3
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
7 PIN CONFIGURATIONS	5
8 SPECIFICATIONS.....	6
8.1 Absolute Maximum Ratings ⁽¹⁾	6
8.2 ESD Ratings	6
9 ELECTRICAL CHARACTERISTICS.....	7
9.1 Recommended Operating Conditions.....	7
9.2 DC Characteristics	8
9.3 AC Characteristics.....	8
10 Parameter Measurement Information	9
11 PACKAGE OUTLINE DIMENSIONS	10
12 TAPE AND REEL INFORMATION	12

5 Revision History

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.0	2023/09/20	Preliminary version completed
A.0.1	2023/12/14	Update V_{IH} , V_{IL} PARAMETER on Page 7@RevA.0
A.1	2024/02/02	1. Update ESD Ratings on Page 6@RevA.0.1 2. Update V_{IH} PARAMETER on Page 7@RevA.0.1 3. Update AC Characteristics on Page 8@RevA.0.1
A.1.1	2024/03/06	Modify packaging naming

6 PACKAGE/ORDERING INFORMATION ⁽¹⁾


PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	PACKAGE MARKING ⁽⁴⁾	PACKAGE OPTION
RS4G08 -Q1	RS4G08XP -Q1	-40°C ~+125°C	SOP14	Plating Sn	MSL1-260°- Unlimited	RS4G08	Tape and Reel,4000
	RS4G08XQ -Q1	-40°C ~+125°C	TSSOP14	Plating Sn	MSL1-260°- Unlimited	RS4G08	Tape and Reel,4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) MSL Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

7 PIN CONFIGURATIONS

TOP VIEW



SOP14/TSSOP14

PIN DESCRIPTION

PIN	NAME	I/O TYPE ⁽¹⁾	FUNCTION
SOP14/TSSOP14			
1	1A	I	Channel 1 logic input
2	1B	I	Channel 1 logic input
3	1Y	O	Logic level output1
4	2A	I	Channel 2 logic input
5	2B	I	Channel 2 logic input
6	2Y	O	Logic level output2
7	GND	-	Ground
8	3Y	O	Logic level output3
9	3A	I	Channel 3 logic input
10	3B	I	Channel 3 logic input
11	4Y	O	Logic level output4
12	4A	I	Channel 4 logic input
13	4B	I	Channel 4 logic input
14	Vcc	P	Power Supply

(1) I=input, O=output, P=power.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings ⁽¹⁾

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
V _I	Input voltage range ⁽²⁾		-0.5	6.5	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	6.5	V
V _O	Voltage range applied to any output in the high or low state ⁽²⁾⁽³⁾		-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0		-50	mA
I _{OK}	Output clamp current	V _O <0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	SOP14		105	°C/W
		TSSOP14		90	
T _J	Junction temperature ⁽⁵⁾		-65	150	°C
T _{STG}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

(4) The package thermal impedance is calculated in accordance with JESD-51.

(5) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±2000
		Charged-Device Model (CDM), per AEC Q100-011	±1000
		Latch-Up (LU), per AEC Q100-004	±100

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9 ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at $T_A = +25^\circ\text{C}$, Full=-40°C to 125°C, unless otherwise noted.)⁽¹⁾

9.1 Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage	V_{CC}	Operating	1.65	5.5	V
		Data retention only	1.5	5.5	
High-level input voltage	V_{IH}	$V_{CC}=1.65\text{V}$ to 1.95V	$0.65 \times V_{CC}$		V
		$V_{CC}=2.3\text{V}$ to 2.7V	1.7		
		$V_{CC}=3\text{V}$ to 3.6V	2.3		
		$V_{CC}=4.5\text{V}$ to 5.5V	$0.7 \times V_{CC}$		
Low-level input voltage	V_{IL}	$V_{CC}=1.65\text{V}$ to 1.95V		$0.25 \times V_{CC}$	V
		$V_{CC}=2.3\text{V}$ to 2.7V		0.6	
		$V_{CC}=3\text{V}$ to 3.6V		0.8	
		$V_{CC}=4.5\text{V}$ to 5.5V		$0.3 \times V_{CC}$	
Input voltage	V_I		0	5.5	V
Output voltage	V_O		0	V_{CC}	V
Input transition rise or fall	t_r, t_f	$V_{CC}=1.8\text{V} \pm 0.15\text{V}, 2.5\text{V} \pm 0.2\text{V}$		20	ns/V
		$V_{CC}=3.3\text{V} \pm 0.3\text{V}$		10	
		$V_{CC}=5\text{V} \pm 0.5\text{V}$		5	
Operating temperature	T_A		-40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

9.2 DC Characteristics

PARAMETER		TEST CONDITIONS	V _{cc}	TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
V _{OH}	I _{OH} = -100µA	1.65V to 5.5V	Full	V _{cc} -0.1				V	
	I _{OH} = -4mA	1.65V		1.2					
	I _{OH} = -8mA	2.3V		1.9					
	I _{OH} = -16mA	3V		2.4					
	I _{OH} = -24mA			2.3					
	I _{OH} = -32mA	4.5V		3.8					
V _{OL}	I _{OL} = 100µA	1.65V to 5.5V	Full			0.1	V		
	I _{OL} = 4mA	1.65V				0.45			
	I _{OL} = 8mA	2.3V				0.3			
	I _{OL} = 16mA	3V				0.4			
	I _{OL} = 24mA					0.55			
	I _{OL} = 32mA	4.5V				0.55			
I _i	A or B inputs	V _i =5.5V or GND	0V to 5.5V	+25°C		±0.1	±1	µA	
				Full			±5		
I _{off}	V _i or V _O =5.5V	0	+25°C		±0.1	±1	µA		
				Full			±10		
I _{cc}	V _i =5.5V or GND, I _o =0	1.65V to 5.5V	+25°C		0.1	1	µA		
				Full		10			
ΔI _{cc}	One input at V _{cc} -0.6V, Other inputs at V _{cc} or GND	3V to 5.5V	Full			500	µA		
C _i (Input Capacitance)	V _{cc} =0V	0	+25°C		4		pF		

(1) All unused inputs of the device must be held at V_{cc} or GND to ensure proper device operation.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

9.3 AC Characteristics


PARAMETER	SYMBOL	TEST CONDITIONS	Test Conditions	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
Propagation Delay	t _{pd}	V _{cc} =1.8V±0.15V C _L =30pF, R _L =1kΩ	Full	5		19	ns
		V _{cc} =2.5V±0.2V C _L =30pF, R _L =500Ω	Full	3.2		11.1	
		V _{cc} =3.3V±0.3V C _L =50pF, R _L =500Ω	Full	2.4		9	
		V _{cc} =5V±0.5 V C _L =50pF, R _L =500Ω	Full	1.6		7	
Power dissipation capacitance	C _{pd}	V _{cc} =3.3V	f=10MHz	+25°C	26		pF
		V _{cc} =5V			31		

(1) All unused inputs of the device must be held at V_{cc} or GND to ensure proper device operation.

(2) This parameter is ensured by design and/or characterization and is not tested in production.


(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

10 Parameter Measurement Information



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_Δ
	V_I	t_r/t_f					
$1.8V \pm 0.15V$	V_{CC}	$\leq 2\text{ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	$1k\Omega$	0.15V
$2.5V \pm 0.2V$	V_{CC}	$\leq 2\text{ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5\text{ns}$	1.5V	6V	50pF	500Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5\text{ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500Ω	0.3V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

11 PACKAGE OUTLINE DIMENSIONS


SOP14⁽²⁾



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.750		0.069
A ₁	0.100	0.250	0.004	0.010
A ₂	1.250	1.450	0.049	0.057
A ₃	0.25		0.010	
b _p	0.360	0.490	0.014	0.019
c	0.190	0.250	0.007	0.010
D ⁽¹⁾	8.550	8.750	0.340	0.350
E ⁽¹⁾	3.800	4.000	0.150	0.160
H _E	5.800	6.200	0.228	0.244
e	1.270		0.050	
L	1.05		0.041	
L _P	0.400	1.000	0.016	0.039
Q	0.600	0.700	0.024	0.028
Z	0.300	0.700	0.012	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

TSSOP14⁽²⁾

RECOMMENDED LAND PATTERN (Unit: mm)
Detail X

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.100		0.043
A ₁	0.050	0.150	0.002	0.006
A ₂	0.800	0.950	0.031	0.037
A ₃	0.25		0.010	
b _p	0.190	0.300	0.007	0.012
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	4.900	5.100	0.193	0.201
E ⁽¹⁾	4.300	4.500	0.169	0.177
H _E	6.200	6.600	0.244	0.260
e	0.650		0.026	
L	1		0.039	
L _P	0.500	0.750	0.020	0.030
Q	0.300	0.400	0.012	0.016
Z	0.380	0.720	0.015	0.028
Y	0.1		0.004	
θ	0°	8°	0°	8°


NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

12 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOP14	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1
TSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.