



# 16 Bit, 400KSPS, 2.7V to 5.5V, Analog-to-Digital Converter

#### **1 FEATURES**

- 16 Bits No Missing Codes
- Very Low Noise: 45 µVrms
- Excellent Linearity: ±2LSB typ INL ±0.5LSB typ DNL ±0.5mV typ Offset ±6LSB typ Gain Error
- microPower: 13mW at 5V, 400KSPS 4.86mW at 2.7V, 300KSPS 1.62mW at 2.7V, 100KSPS 162µW at 2.7V, 10KSPS
- MSOP8 Packages
- SPI Interface

#### **2 APPLICATIONS**

- Automotive Navigation
- FA or ATM Equipment
- Industrial Controls
- Robotics
- Battery-Operated Systems
- Instrumentation and Control Systems

#### **3 DESCRIPTIONS**

The RS1430B is a 16-bit, sampling, analog-to-digital (A/D) converter specified for a supply voltage range from 2.7V to 5.5V. It requires very little power, even when operating at the full data rate. At lower data rates, the high speed of the device enables it to spend most of its time in the power-down mode. For example, the average power dissipation is less than  $162\mu$ W at a 10kHz data rate.


The RS1430B offers excellent linearity and very low noise and distortion. It also features a synchronous serial (SPI/SSI-compatible) interface and a pseudo-differential input. The reference voltage can be set to any level within the range of 0.1V to VDD.

Low power and small size make the RS1430B ideal for portable and battery-operated systems. It is also a perfect fit for remote data-acquisition modules, simultaneous multichannel systems, and isolated data acquisition. The RS1430B is available in an MSOP8 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
RS1430B	MSOP8	3.0mm×4.9mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.





## **Table of Contents**

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)	4
6 SPECIFICATIONS	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	5
6.3 Recommended Operating Conditions	5
6.4 Electrical Characteristics: VDD = +5V	6
6.5 Electrical Characteristics: VDD = +5V	8
6.6 Electrical Characteristics: VDD = +2.7V	10
6.7 Timing Requirements	12
6.8 TYPICAL CHARACTERISTICS: VDD = +5V	14
6.9 TYPICAL CHARACTERISTICS: VDD = +2.7V	18
7 DETAILED DESCRIPTION	22
7.1 Overview	22
7.2 Analog Input	22
7.3 Reference Input	24
7.4 Noise	25
7.5 Signal Levels	25
8 DIGITAL INTERFACE	26
8.1 Serial Interface	26
8.2 Data Format	26
9 POWER DISSIPATION	27
10 APPLICATION AND IMPLEMENTATION	28
11 PACKAGE OUTLINE DIMENSIONS	29
12 TAPE AND REEL INFORMATION	30




## **4 REVISION HISTORY**

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2024/03/01	Preliminary version completed
A.1	2025/01/02	Initial version completed



# **5 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)**



#### **Pin Description**

NAME	PIN	I/O	DESCRIPTION
REF	1	Analog input	Reference input. It must be thoroughly bypassed.
+IN	2	Analog input	Noninverting analog input.
-IN	3	Analog input	Inverting analog input.
GND	4	Power-supply connection	The ground return for the supply.
CS/SHDN	5	Digital output	Chip select when low; Shutdown mode when high.
Dout	6	Digital output	Digital data output. The output words are clocked out of this pin by the DCLOCK pin.
DCLOCK	7	Digital input	Data clock synchronizes the serial data transfer and determines conversion speed.
		Power supply. These pins must be connected to a quiet 2.7V to 5.25V source and bypassed to GND with $0.1\mu$ F and $1\mu$ F monolithic capacitors placed within 1 cm of the power pin.	



# 6 SPECIFICATIONS

#### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
Supply volta	Supply voltage, $V_{DD}$ <sup>(2)</sup>		-0.3	6.5	V
Voltage on	any analog pin to GND <sup>(2)</sup>		-0.3	V <sub>DD</sub> +0.3	V
Voltage on	any digital pin to GND <sup>(2)</sup>		-0.3	V <sub>DD</sub> +0.3	V
Voltage on	REF pin to GND <sup>(2)</sup>		-0.3	V <sub>DD</sub> +0.3	V
Input currer	nt at any pin (except power supply pins)			±10	mA
ALθ	Package thermal impedance <sup>(3)</sup>	MSOP8		206	°C/W
Soldering te	Soldering temperature, infrared (10 sec)			215	°C
Operating t	Operating temperature,T <sub>A</sub>		-40	125	°C
Storage tem	nperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Analog input terminal is diode-clamped to the power-supply rails. Input signal that can swing more than 0.3V beyond the supply rails should be current-limited to 10mA or less.

(3) The package thermal impedance is calculated in accordance with JESD-51.

## 6.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
	Flastrastatia disabaras	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 $^{(1)}$	±2000	V
V(ESD)   Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	v	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



#### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **6.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	2.7		5.5	
REF	Reference input voltage	0.1		V <sub>DD</sub>	
	-IN to GND	-0.3	0	0.5	V
+IN/-IN	+IN to GND	-0.3		V <sub>DD</sub> +0.2	
	+IN - (-IN)	0		VREF	
TA	Operating temperature	-40		125	°C



#### 6.4 Electrical Characteristics: VDD = +5V

At -40°C to +125°C,  $V_{REF}$  = +5V, -IN = GND,  $F_s$  = 400kHz, and  $f_{DCLOCK}$ = 25 ×  $F_s$ , typical values are at  $T_A$  = 25°C, unless otherwise noted. <sup>(1)(2)</sup>

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
STATIC	CONVERTER CHARACTERIS	TICS				
NMC	Resolution with no missing codes		16			Bits
INL	Integral non-linearity			±2		LSB
DNL	Differential non-linearity			±0.5		LSB
Vos	Offset error			±0.5		mV
TCVos	Offset error drift			±0.3		ppm/°C
GE	Gain error			±6		LSB
TCGE	Gain error drift			±0.4		ppm/°C
TUE	Total Unadjusted Error			±5		LSB
	NI-:			45		μVrms
	Noise			4		LSBPP
DYNAM	IC CONVERTER CHARACTER	RISTICS <sup>(3)</sup>				
ENIOD	Effortivo number - f Lit-	f <sub>IN</sub> =2kHz		14.69		Bits
ENOB	NOB Effective number of bits	f <sub>IN</sub> =10kHz		14.66		Bits
SINAD	Signal-to-noise plus	f <sub>IN</sub> =2kHz		90.2		dB
SINAD	distortion ratio	f <sub>IN</sub> =10kHz		90		dB
		f <sub>IN</sub> =2kHz		90.5		dB
SNR	Signal-to-noise ratio	f <sub>IN</sub> =10kHz		90.2		dB
TUD	T-t-lh-mi-di-tti	f <sub>IN</sub> =2kHz		-99		dB
THD	Total harmonic distortion	f <sub>IN</sub> =10kHz		-98		dB
	Spurious-free dynamic	f <sub>IN</sub> =2kHz		101		dB
SFDR	range	f <sub>IN</sub> =10kHz		100		dB
FPBW	60dB SINAD bandwidth	5V supply		700		kHz
PSRR	Power-supply rejection	4.75V ≤ VDD ≤ 5.25V		0.5		LSB/V
ANALO	GINPUT CHARACTERISTICS	· ·				
FSR	Full-scale range	+IN – (-IN)	0		V <sub>REF</sub>	V
	Common-mode signal	-IN	-0.3		0.5	V
CIN	Input capacitance	-IN = GND, during sampling		48		pF
lıL.	Input leakage current	$\overline{\text{CS}}/\text{SHDN}=V_{\text{DD}}$ , SCLK off		±0.1		μA
REFERE	NCE INPUT CHARACTERISTI	CS				
VREF	Reference voltage		0.1		Vdd	V
$C_{REF}$	Reference input capacitance			48		pF
		Fs =400KSPS		200		μΑ
		Fs =300KSPS		150		μΑ
		Fs =250KSPS		120		μΑ
IREF	Reference input current	Fs =100KSPS		50		μA
		Fs =50KSPS		25		μΑ
		Fs=10KSPS		7		μΑ
		CS/SHDN=VDD		±1		μΑ

Data sheet minimum and maximum specification limits are ensured by design, test, or statistical analysis.
 Applies for 5.0V nominal supply: VDD (min) = 4.5V and VDD (max) = 5.5V.

(3) All ac parameters are tested at -0.2 dBFs.



## **Electrical Characteristics: VDD = +5V (continued)**

At -40°C to +125°C,  $V_{REF}$  = +5V, -IN = GND, Fs = 400kHz, and  $f_{DCLOCK}$  = 25 × Fs, typical values are at T<sub>A</sub> = 25°C, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
SAMPLI	NG DYNAMIC CHARACTER	ISTICS				
t <sub>CONV</sub>	Conversion time	25kHz ≤ f <sub>DCLOCK</sub> ≤ 10MHz	18			T <sub>DCLOCK</sub>
taq	Acquisition time		4.5	5		TDCLOCK
Fs	Throughput rate	25kHz ≤ f <sub>DCLOCK</sub> ≤ 10MHz			400	KSPS
fdclock	Clock frequency		0.025		10	MHz
POWER	SUPPLY CHARACTERISTICS	5		•	<u>.</u>	
		f <sub>DCLOCK</sub> =10MHz, Fs=400KSPS		2.6	3.2	mA
		f <sub>DCLOCK</sub> =10MHz, Fs=200KSPS		1.3		mA
	Operating supply current	f <sub>DCLOCK</sub> =10MHz, F <sub>s</sub> =100KSPS		0.65		mA
Ivdd		f <sub>DCLOCK</sub> =10MHz, Fs=10KSPS		64		μA
		fDCLOCK=10MHz, Fs=1KSPS		6.4		μA
	Power-down supply	CS/SHDN=VDD, SCLK Off		0.1		μA
	current	CS/SHDN=VDD, SCLK On		55		μA
		f <sub>DCLOCK</sub> =10MHz, F <sub>s</sub> =400KSPS		13	16	mW
		f <sub>DCLOCK</sub> =10MHz, F <sub>s</sub> =200KSPS		6.5		mW
	Operating Power dissipation	fDCLOCK=10MHz, Fs=100KSPS		3.25		mW
Pvdd		fDCLOCK=10MHz, Fs=10KSPS		320		μW
		fDCLOCK=10MHz, Fs=1KSPS		32		μW
	Power dissipation in power-down	CS/SHDN=VDD, SCLK Off		0.5		μW
		CS/SHDN=V <sub>DD</sub> , SCLK On		275		μW
DIGITAL	INPUT CHARACTERISTICS					
	Logic family			CN	1OS	
VIH	Input high voltage		0.7V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
VIL	Input low voltage		-0.3		0.3V <sub>DD</sub>	V
CIN	Input capacitance			5		pF
lin	Input current			±0.1		μA
DIGITAL	OUTPUT CHARACTERISTIC	CS	•			
	Logic family		CMOS			
	Data format		Straight binary			
Vон		I <sub>OH</sub> = -100μA	V <sub>DD</sub> -0.3			V
Vol		Ι <sub>ΟL</sub> = 100μΑ			0.3	V
loz	High-impedance state output current	$\overline{CS}$ /SHDN = V <sub>DD</sub> , V <sub>I</sub> = V <sub>DD</sub> or GND		±0.1		μΑ
Co	Output capacitance			5		pF
CL	Load capacitance				30	pF



#### 6.5 Electrical Characteristics: VDD = +5V

At -40°C to +125°C,  $V_{REF}$  = +2.5V, -IN = GND,  $F_S$  = 400kHz, and  $f_{DCLOCK}$  = 25 ×  $F_S$ , typical values are at  $T_A$  = 25°C, unless otherwise noted.<sup>(1)(2)</sup>

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
STATIC	CONVERTER CHARACTERISTICS	; ;				
NMC	Resolution with no missing codes		16			Bits
INL	Integral non-linearity		-2.5	±1.5	+2.5	LSB
DNL	Differential non-linearity		-0.99	±0.5	+2	LSB
Vos	Offset error		-1	±0.5	+1	mV
GE	Gain error		-24	±4	+24	LSB
DYNAM	IC CONVERTER CHARACTERIST	ICS <sup>(3)</sup>				
ENOB	Effective number of bits	f <sub>IN</sub> =2kHz	13.5	14.1		Bits
SINAD	Signal-to-noise plus distortion ratio	f <sub>IN</sub> =2kHz	83	87		dB
SNR	Signal-to-noise ratio	f <sub>IN</sub> =2kHz	84	87		dB
THD	Total harmonic distortion	f <sub>IN</sub> =2kHz		-99	-94	dB
SFDR	Spurious-free dynamic range	f <sub>IN</sub> =2kHz	95	101		dB
ANALO	G INPUT CHARACTERISTICS					
FSR	Full-scale range	+IN – (-IN)	0		VREF	V
	Common-mode signal	-IN	-0.3		0.5	V
CIN	Input capacitance	-IN = GND, during sampling		48		pF
lı∟	Input leakage current	CS/SHDN=V <sub>DD</sub> , SCLK off	-1	±0.1	+1	μΑ
REFERE	NCE INPUT CHARACTERISTICS					
VREF	Reference voltage		0.1		V <sub>DD</sub>	V
$C_{REF}$	Reference input capacitance			48		pF
		Fs=300KSPS		67		uA
		Fs=250KSPS		56		uA
IREF	Reference input current	Fs=100KSPS		23		uA
		Fs=10KSPS		3		uA
		CS/SHDN=V <sub>DD</sub>	-5	±1	+5	μA
SAMPLI	NG DYNAMIC CHARACTERISTIC	.s				
tconv	Conversion time	25kHz ≤ f <sub>DCLOCK</sub> ≤ 10MHz	18			TDCLOCK
taq	Acquisition time		4.5	5		TDCLOCK
Fs	Throughput rate	25kHz ≤ f <sub>DCLOCK</sub> ≤ 10MHz			400	KSPS
f <sub>DCLOCK</sub>	Clock frequency		0.025		10	MHz

(1) Data sheet minimum and maximum specification limits are ensured by design, test, or statistical analysis.

(2) Applies for 5.0V nominal supply: VDD (min) = 4.5V and VDD (max) = 5.5V.

(3) All ac parameters are tested at -0.2 dBFs.



## **Electrical Characteristics: VDD = +5V (continued)**

At -40°C to +125°C,  $V_{REF}$  = +2.5V, -IN = GND,  $F_S$  = 400kHz, and  $f_{DCLOCK}$  = 25 ×  $F_S$ , typical values are at  $T_A$  = 25°C, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNIT
POWE	R SUPPLY CHARACTERISTIC	CS				ł
		fdclock=10MHz, Fs=400KSPS		2.6	3.2	mA
		fdclock=10MHz, Fs=200KSPS		1.3		mA
	Operating supply current	f <sub>DCLOCK</sub> =10MHz, F <sub>S</sub> =100KSPS		0.65		mA
$I_{VDD}$		f <sub>DCLOCK</sub> =10MHz, F <sub>s</sub> =10KSPS		64		μΑ
		f <sub>DCLOCK</sub> =10MHz, Fs=1KSPS		6.4		μΑ
	Power-down supply	CS/SHDN=VDD, SCLK off		0.1		μΑ
	current	CS/SHDN=VDD, SCLK on		55		μΑ
		fdclock=10MHz, Fs=400KSPS		13	16	mW
		f <sub>DCLOCK</sub> =10MHz, Fs=200KSPS		6.5		mW
	Operating Power dissipation	f <sub>DCLOCK</sub> =10MHz, Fs=100KSPS		3.25	3.2       3.2       10       16       16       0        0        0	mW
Pvdd	ussipation	fdclock=10MHz, Fs=10KSPS		320		μW
		fdclock=10MHz, Fs=1KSPS		32		μW
	Power dissipation in power-down	CS/SHDN=V <sub>DD</sub> , SCLK off		0.5		μW
		CS/SHDN=VDD, SCLK on		275		μW
DIGITA	AL INPUT CHARACTERISTIC	S				
	Logic family			C	MOS	
VIH	Input high voltage		0.7V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
VIL	Input low voltage		-0.3		0.3V <sub>DD</sub>	V
CIN	Input capacitance			5		pF
lin	Input current		-1	±0.1	+1	μA
DIGITA	AL OUTPUT CHARACTERIST	ICS				
	Logic family		CMOS			
	Data format		Straight binary			
Voh		I <sub>OH</sub> = -100μA	V <sub>DD</sub> -0.3			V
Vol		Ιοι = 100μΑ			0.3	V
loz	High-impedance state output current	$\overline{\text{CS}}/\text{SHDN} = V_{\text{DD}}, V_{\text{I}} = V_{\text{DD}} \text{ or GND}$	-1	±0.1	+1	μΑ
Co	Output capacitance			5		pF
CL	Load capacitance				30	pF



#### 6.6 Electrical Characteristics: VDD = +2.7V

At -40°C to +125°C,  $V_{REF}$  = +2.5V, -IN = GND,  $F_s$  = 300kHz, and  $f_{DCLOCK}$  = 25 ×  $F_s$ , typical values are at  $T_A$  = 25°C, unless otherwise noted.<sup>(1)(2)</sup>

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
STATIC	CONVERTER CHARACTERISTICS					
NMC	Resolution with no missing codes		16			Bits
INL	Integral non-linearity			±1.5		LSB
DNL	Differential non-linearity			±0.5		LSB
Vos	Offset error			±0.5		mV
TCVos	Offset error drift			±0.3		ppm/°C
GE	Gain error			±8		LSB
TCGE	Gain error drift			±0.4		ppm/°C
TUE	Total Unadjusted Error			±5		LSB
	Nata			35		μVrms
	Noise			7		LSBPP
DYNAM	IC CONVERTER CHARACTERIST	ICS <sup>(3)</sup>				
ENIOD		f <sub>IN</sub> =2kHz		14.33		Bits
ENOB	Effective number of bits	f <sub>IN</sub> =10kHz		14.24		Bits
	Signal-to-noise plus distortion	f <sub>IN</sub> =2kHz		88		dB
SINAD	ratio	f <sub>IN</sub> =10kHz		87.5		dB
CNID	Signal-to-noise ratio	f <sub>IN</sub> =2kHz		88.5		dB
SNR		f <sub>IN</sub> =10kHz		88		dB
TUD		f <sub>IN</sub> =2kHz		-98		dB
THD	Total harmonic distortion	f <sub>IN</sub> =10kHz		-97		dB
	Constitute for a dimension of the	f <sub>IN</sub> =2kHz		100		dB
SFDR	Spurious-free dynamic range	f <sub>IN</sub> =10kHz		98		dB
FPBW	60dB SINAD bandwidth	2.7V supply		700		kHz
PSRR	Power-supply rejection	2.7V ≤ VDD ≤ 3.6V		0.5		LSB/V
ANALO	GINPUT CHARACTERISTICS	·				
FSR	Full-scale range	+IN – (-IN)	0		VREF	V
	Common-mode signal	-IN	-0.3		0.5	V
CIN	Input capacitance	-IN = GND, during sampling		48		pF
IIL	Input leakage current	CS/SHDN=V <sub>DD</sub> , SCLK off		±0.1		μA
REFEREN	NCE INPUT CHARACTERISTICS	· ·				
VREF	Reference voltage		0.1		V <sub>DD</sub>	V
CREF	Reference input capacitance			48		pF
		Fs=300KSPS		67		uA
		Fs=250KSPS		56		uA
IREF	Reference input current	Fs=100KSPS		23	1	uA
		Fs=10KSPS		3	1	uA
		CS/SHDN=V <sub>DD</sub>		±1	1	μA

(1) Data sheet minimum and maximum specification limits are ensured by design, test, or statistical analysis.

(2) Applies for 2.7V nominal supply: VDD (min) = 2.7V and VDD (max) = 3.6V.

(3) All ac parameters are tested at -0.2 dBFs.



## **Electrical Characteristics: VDD = +2.7V (continued)**

At -40°C to +125°C,  $V_{REF}$  = +2.5V, -IN = GND,  $F_S$  = 300kHz, and  $f_{DCLOCK}$  = 25 ×  $F_S$ , typical values are at  $T_A$  = 25°C, unless otherwise noted.

PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNIT	
SAMPL	ING DYNAMIC CHARACTERISTICS	•					
tconv	Conversion time	25kHz ≤ f <sub>DCLOCK</sub> ≤ 7.5MHz	18			TDCLOCK	
taq	Acquisition time		4.5	5		TDCLOCK	
Fs	Throughput rate	25kHz ≤ f <sub>DCLOCK</sub> ≤ 7.5MHz			300	KSPS	
fdclock	Clock frequency		0.025		7.5	MHz	
POWER	SUPPLY CHARACTERISTICS				-		
	Operating supply current	f <sub>DCLOCK</sub> =7.5MHz, F <sub>S</sub> =300KSPS		1.8		mA	
		f <sub>DCLOCK</sub> =7.5MHz, F <sub>s</sub> =200KSPS		1.2		mA	
		f <sub>DCLOCK</sub> =7.5MHz, F <sub>s</sub> =100KSPS		0.6		mA	
IVDD		f <sub>DCLOCK</sub> =7.5MHz, F <sub>s</sub> =10KSPS		60		μA	
		f <sub>DCLOCK</sub> =7.5MHz, F <sub>S</sub> =1KSPS		6		μA	
		CS/SHDN=V <sub>DD</sub> , SCLK Off		0.1		μA	
	Power-down supply current	CS/SHDN=V <sub>DD</sub> , SCLK On		5		μA	
	Operating Power dissipation	f <sub>DCLOCK</sub> =7.5MHz, Fs=300KSPS		4.86		mW	
		f <sub>DCLOCK</sub> =7.5MHz, F <sub>s</sub> =200KSPS		3.24		mW	
Pvdd		f <sub>DCLOCK</sub> =7.5MHz, Fs=100KSPS		1.62		mW	
		f <sub>DCLOCK</sub> =7.5MHz, Fs=10KSPS		162		μW	
		f <sub>DCLOCK</sub> =7.5MHz, Fs=1KSPS		16.2		μW	
	Devendicipation in neuron deven	CS/SHDN=V <sub>DD</sub> , SCLK Off		0.27		μW	
	Power dissipation in power-down	CS/SHDN=V <sub>DD</sub> , SCLK On		13.5		μW	
DIGITA	L INPUT CHARACTERISTICS	•					
	Logic family			CMOS			
VIH	Input high voltage		0.7V <sub>DD</sub>		V <sub>DD</sub> +0.3	V	
VIL	Input low voltage		-0.3		0.3V <sub>DD</sub>	V	
CIN	Input capacitance			5		pF	
lin	Input current			±0.1		μA	
DIGITA	L OUTPUT CHARACTERISTICS						
	Logic family			CMOS			
	Data format			Straight binary			
V <sub>OH</sub>		I <sub>OH</sub> = -100μA	V <sub>DD</sub> -0.3			V	
Vol		I <sub>OL</sub> = 100μA			0.3	V	
loz	High-impedance state output current	$\overline{CS}$ /SHDN = V <sub>DD</sub> , V <sub>I</sub> = V <sub>DD</sub> or GND		±0.1		μA	
Co	Output capacitance			5		pF	
CL	Load capacitance				30	pF	




**6.7 Timing Requirements** -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C, V<sub>DD</sub> = 2.7 V to 5.5 V (unless otherwise noted) <sup>(1)</sup>


PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNIT
ſ		V <sub>DD</sub> = 4.5V to 5.5V			10	MHz
fdclock	DCLOCK frequency	V <sub>DD</sub> = 2.7V to 3.6V			7.5	MHz
Fs	Thursday it wata	V <sub>DD</sub> = 4.5V to 5.5V			400	KSPS
	Throughput rate	V <sub>DD</sub> = 2.7V to 3.6V			300	KSPS
t <sub>SMPL</sub>	Analog input sample time		4.5		5	DCLOCKs
t <sub>CONV</sub>	Conversion time		18			DCLOCKs
t <sub>CYC</sub>	Complete cycle time		24			DCLOCKs
tсsн	Minimum CS pulse width		10			ns
tcsd	CS falling to DCLOCK low				0	ns
t <sub>sucs</sub>	CS falling to DCLOCK rising		20			ns
t <sub>HDO</sub>	DCLOCK falling to current $D_{OUT}$ not valid			15		ns
t <sub>DIS</sub>	CS rising to D <sub>OUT</sub> tri-state				100	ns
t <sub>EN</sub>	DCLOCK falling to DOUT enabled				50	ns
tcnvd	The 23rd DCLOCK falling to CS rising		50			ns
tF	Dout fall time				40	ns
t <sub>R</sub>	Dout rise time				40	ns
t <sub>wн</sub>	Pulse duration, DCLOCK high		40			ns
tw∟	Pulse duration, DCLOCK low		40			ns
t <sub>AD</sub>	Aperture delay			7.5		ns
t <sub>AJ</sub>	Aperture jitter			30		ns

(1) Measured with 50pF load.





NOTE: (1) A minimum of 24 clock cycles are required for 16-bit conversion; 25 clock cycles are shown. If  $\overline{CS}$  /SHDN remains low at the end of conversion, a new data stream from sample (N) is shifted out.



NOTE: (2) After completing the data transfer, if further clocks are applied with CS low, the A/D converter will output data(n) repeatedly.


Figure 1. RS1430B Serial Interface Timing Diagram



#### 6.8 TYPICAL CHARACTERISTICS: VDD = +5V

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $T_A = 25^{\circ}C$ ,  $V_{DD} = +5 V$ ,  $V_{REF} = +5 V$ ,  $F_S = 400 \text{ KSPS}$ ,  $f_{DCLOCLK} = 10 \text{ MHz}$ ,  $f_{IN} = 2.07 \text{ kHz}$ ,  $P_{IN} = -0.2 \text{ dBFs}$  (unless otherwise noted).






#### **TYPICAL CHARACTERISTICS: VDD = +5V (continued)**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.









#### **TYPICAL CHARACTERISTICS: VDD = +5V (continued)**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.







#### **TYPICAL CHARACTERISTICS: VDD = +5V (continued)**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $T_A = 25^{\circ}C$ ,  $V_{DD} = +5 V$ ,  $V_{REF} = +5 V$ ,  $F_S = 400 \text{ KSPS}$ ,  $f_{DCLOCLK} = 10 \text{ MHz}$ ,  $f_{IN} = 2.07 \text{ kHz}$ ,  $P_{IN} = -0.2 \text{ dBFs}$  (unless otherwise noted).




Figure 22. REF Current vs Sampling Rate




Figure 24. Output Code Histogram from a DC Input (8192 Conversions)





Figure 23. VDD Current vs Sampling Rate



#### 6.9 TYPICAL CHARACTERISTICS: VDD = +2.7V


NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.





#### **TYPICAL CHARACTERISTICS: VDD = +2.7V (continued)**


NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.





#### **TYPICAL CHARACTERISTICS: VDD = +2.7V (continued)**


NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.





#### **TYPICAL CHARACTERISTICS: VDD = +2.7V (continued)**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.





## **7 DETAILED DESCRIPTION**

#### 7.1 Overview

The RS1430B device is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution, which inherently includes a sample and hold function. The architecture and process allow the RS1430B to acquire and convert an analog signal at up to 400,000 conversions per second while consuming less than 13mW from  $V_{DD}$ .

Differential linearity for the RS1430B is factory-adjusted via a package-level trim procedure. The state of the trim elements is stored in non-volatile memory and is continuously updated after each acquisition cycle, just prior to the start of the successive approximation operation. This process ensures that one complete conversion cycle always returns the part to its factory-adjusted state in the event of a power interruption.

The RS1430B requires an external reference, an external clock, and a single power source ( $V_{DD}$ ). The external reference can be any voltage between 0.1 V and  $V_{DD}$ . The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the RS1430B.

The external clock can vary between 25 kHz (1-kHz throughput) and 10 MHz (400-kHz throughput). The duty cycle of the clock is essentially unimportant, as long as the minimum high and low times are at least 40 ns ( $V_{DD}$  = 2.7 V or greater). The minimum clock frequency is set by the leakage on the internal capacitors to the RS1430B.

The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the pseudodifferential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the  $D_{OUT}$  pin. The digital data that is provided on the  $D_{OUT}$  pin is for the previous conversion. It is possible to continue to clock the RS1430B after the conversion is complete and to obtain the serial data from the conversion currently in progress. See the Timing Information section for more information.

### 7.2 Analog Input

The analog input of RS1430B is pseudo-differential. The +IN and -IN input pins allow for a pseudo-differential input signal. The amplitude of the input is the difference between the +IN and -IN input, or (+IN) - (-IN). Unlike some converters of this type, the -IN input is not resampled later in the conversion cycle. When the converter goes into Hold mode or conversion, the voltage difference between +IN and -IN is captured on the internal capacitor array.

The range of the -IN input is limited to -0.3V to +0.5V. As a result of this limitation, the pseudo-differential input could be used to reject signals that are common to both inputs in the specified range. Thus, the -IN input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.





Figure 48. Equivalent Analog Input Circuit of RS1430B

The general method for driving the analog input of the RS1430B is shown in **Figure 48** and **Figure 49**. The -IN input is held at the common-mode voltage. The +IN input swings from -IN (or common-mode voltage) to -IN +V<sub>REF</sub> (or common-mode voltage +V<sub>REF</sub>), and the peak-to-peak amplitude is +V<sub>REF</sub>. The value of V<sub>REF</sub> determines the range over which the common-mode voltage may vary, as shown in **Figure 50**.









Figure 50. -IN Analog Input: Common-Mode Voltage Range vs VREF



NOTE: The maximum differential voltage between +IN and -IN of the RS1430B is  $V_{REF}$ . See Figure 50 for a further explanation of the common-mode voltage range for pseudo-differential inputs.

Figure 51. Pseudo-differential Input Mode of the RS1430B

The input current required by the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power-down mode. Essentially, the current into the RS1430B charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (48pF) to a 16-bit settling level within 4.5 clock cycles ( $0.45\mu$ s). When the converter goes into Hold mode, or while it is in Power-Down mode, the input impedance is greater than  $10M\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the -IN input should not drop below GND-0.3V or exceed GND+0.5V. The +IN input should always remain within the range of GND-0.3V to VDD+0.3V, or -IN to -IN+VREF, whichever limit is reached first. Outside of these ranges, the converter linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used. In each case, care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. Often, a small capacitor between the positive and negative inputs helps to match their impedance. To obtain maximum performance from the RS1430B, the input circuit from **Figure 52** is recommended.






Figure 52. Single-ended and Pseudo-differential Methods of Interfacing the RS1430B

#### 7.3 Reference Input

The external reference sets the analog input range. The RS1430B operates with a reference in the range of 0.1V to VDD. There are several important implications to this.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the least significant bit (LSB) size and is equal to the reference voltage divided by 65,536. This means that any offset or gain error inherent in the A/D converter will appear to increase (in terms of LSB size) as the reference voltage is reduced. For a reference voltage of 2.5V, the value of the LSB is 38.15 $\mu$ V, and for a reference voltage of 5V, the LSB is 76.3 $\mu$ V.

The noise inherent in the converter will also appear to increase with a lower LSB size. With a 5V reference, the internal noise of the converter typically contributes only 4LSB peak-to-peak of potential error to the output code. When the external reference is 2.5V, the potential error contribution from the internal noise will be two times larger (7LSB). The errors arising from the internal noise are Gaussian in nature and can be reduced by averaging consecutive conversion results.

With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Due to the lower LSB size, the converter is also more sensitive to external sources of error, such as nearby digital signals and electromagnetic interference.

The equivalent input circuit for the reference voltage is presented in **Figure 53**. During the conversion process, an equivalent capacitor of 48pF is switched on. To obtain optimum performance from the RS1430B, special care must be taken in designing the interface circuit to the reference input pin. To ensure a stable reference voltage, a  $47\mu$ F tantalum capacitor with low ESR should be connected as close as possible to the input pin. If a high output impedance reference source is used, an additional operational amplifier with a current-limiting resistor must be placed in front of the capacitors.

When the RS1430B is in Power-Down mode, the input resistance of the reference pin will have a value of  $10M\Omega$ . Since the input capacitors must be recharged before the next conversion starts, an operational amplifier with good dynamic characteristics must be used to buffer the reference input.




Figure 53. Input Reference Circuit and Interface



## 7.4 Noise

The transition noise of the RS1430B itself is extremely low, as shown in **Figure 24** (+5V) and **Figure 47** (+2.7V); it is much lower than competing A/D converters. These histograms were generated by applying a low-noise DC input and initiating 8192 conversions. The digital output of the A/D converter will vary in output code because of the internal noise of the RS1430B. Using a histogram to plot the output codes, the distribution should appear bell-shaped with the peak of the bell curve representing the nominal code for the input value. The  $\pm 1\sigma$ ,  $\pm 2\sigma$ , and  $\pm 3\sigma$  distributions will represent 68.3%, 95.5%, and 99.7%, respectively, of all codes. The transition noise can be calculated by dividing the number of codes measured by 6, which yields the  $\pm 3\sigma$  distribution, or 99.7%, of all codes. Statistically, up to three codes could fall outside the distribution when executing 1000 conversions. The RS1430B, with < 4 output codes for the  $\pm 3\sigma$  distribution, yields <  $\pm 0.6$ LSB of transition noise. Remember, to achieve this low-noise performance, the peak-to-peak noise of the input signal and reference must be <  $50\mu$ V.

### 7.5 Signal Levels

The RS1430B has a wide range of power-supply voltage. The A/D converter, as well as the digital interface circuit, is designed to accept and operate from 2.7V up to 5.5V. This voltage range will accommodate different logic levels. When the RS1430B power-supply voltage is in the range of 4.5V to 5.5V (5V logic level), the RS1430B can be connected directly to another 5V, CMOS integrated circuit. When the RS1430B power-supply voltage is in the range of 2.7V to 3.6V (3V logic level), the RS1430B can be connected directly to 3.6V (3V logic level), the RS1430B can be connected directly to 3.6V (3V logic level), the RS1430B can be connected directly to another 3.3V LVCMOS integrated circuit.



## **8 DIGITAL INTERFACE**

### 8.1 Serial Interface

The RS1430B communicates with microprocessors and other digital systems via a synchronous 3-wire serial interface, as illustrated in the Timing Information section. The DCLOCK signal synchronizes the data transfer, with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems will capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for DOUT is acceptable, the system can use the falling edge of DCLOCK to capture each bit.

A falling CS signal initiates the conversion and data transfer. The first 4.5 to 5.0 clock periods of the conversion cycle are used to sample the input signal. After the fifth falling DCLOCK edge, DOUT is enabled and will output a low value for one clock period. For the next 16 DCLOCK periods, DOUT will output the previous conversion result, most significant bit first. After the least significant bit (B0) has been output, subsequent clocks will output the current conversion result with a low value as starting point. After the least significant bit (B0) has been exported. Subsequent clocks will repeat the current conversion result with a low value as starting point.

A new conversion is initiated only when CS has been taken high and returned low.

## 8.2 Data Format

The output data from the RS1430B is in Straight Binary format, as shown in **Figure 54**. This figure represents the ideal output code for a given input voltage and does not include the effects of offset, gain error, or noise.




Figure 54. RS1430B Ideal Transfer Characteristic



## **9 POWER DISSIPATION**

The architecture of the converter, the semiconductor fabrication process, and a careful design allow the RS1430B to convert at up to a 400kHz rate while requiring very little power. However, for the absolute lowest power dissipation, there are several things to keep in mind.

The power dissipation of the RS1430B scales directly with conversion rate. Therefore, the first step to achieving the lowest power dissipation is to find the lowest conversion rate that will satisfy the requirements of the system.

In addition, the RS1430B goes into Power-Down mode under two conditions: when the conversion is complete and whenever CS is high (see the Timing Information section). Ideally, each conversion should occur as quickly as possible, preferably at a 10MHz clock rate. This way, the converter spends the longest possible time in Power-Down mode. This is very important because the converter not only uses power on each DCLOCK transition (as is typical for digital CMOS components), but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously until Power-Down mode is entered.

**Figure 22** and **Figure 23** (+5V), and **Figure 45** and **Figure 46** (+2.7V) illustrate the current consumption of the RS1430B versus sample rate. For these graphs, the converter is clocked at maximum speed regardless of the sample rate. CS is held high during the remaining sample period.

There is an important distinction between the power-down mode that is entered after a conversion is complete and the full power-down mode that is enabled when CS is high. CS low will only shut down the analog section. The digital section is completely shut down only when CS is high. Thus, if CS is left low at the end of a conversion, and the converter is continually clocked, the power consumption will not be as low as when CS is high.



## **10 APPLICATION AND IMPLEMENTATION**

**Figure 55** and **Figure 56** show two examples of a basic data acquisition system. The 5 $\Omega$  resistor and 0.1 $\mu$ F to 10 $\mu$ F capacitor filters the microcontroller noise on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of noise.

The  $100\Omega$  resistors serial on CS and DCLOCK are used to filter out the digital overshoot, respectively. The exact values should be selected based on the conversion speed, rising/falling time of CS and DCLOCK, and so on.




Figure 55. Basic Data Acquisition System: Example 1






Figure 56. Basic Data Acquisition System: Example 2





#### **11 PACKAGE OUTLINE DIMENSIONS MSOP8**<sup>(3)</sup>





#### RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min	Min Max		Max		
A <sup>(1)</sup>	0.820	1.100	0.032	0.043		
A1	0.020	0.150	0.001	0.006		
A2	0.750	0.950	0.030	0.037		
b	0.250	0.380	0.010	0.015		
С	0.090	0.230	0.004	0.009		
D <sup>(1)</sup>	2.900	3.100	0.114	0.122		
е	0.650(BSC) <sup>(2)</sup>		0.026(	0.026(BSC) <sup>(2)</sup>		
E <sup>(1)</sup>	2.900	3.100	0.114	0.122		
E1	4.750	5.050	0.187	0.199		
L	0.400	0.800	0.016	0.031		
θ	0°	6°	0°	6°		

#### NOTE:

Plastic or metal protrusions of 0.15mm maximum per side are not included.
 BSC (Basic Spacing between Centers), "Basic" spacing is nominal.


3. This drawing is subject to change without notice.



# **12 TAPE AND REEL INFORMATION**

**REEL DIMENSIONS** 

**TAPE DIMENSION** 



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel	Reel	A0	B0	K0	P0	P1	P2	W	Pin1
	Diameter	Width(mm)	(mm)	Quadrant						
MSOP8	13"	12.4	5.20	3.30	1.50	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



## **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.