



7MHz, Rail-to-Rail I/O CMOS Operational Amplifier

1 FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Grade 1
- HIGH GAIN BANDWIDTH:7MHz
- RAIL-TO-RAIL INPUT AND OUTPUT ±0.3mV Typical Vos
- INPUT VOLTAGE RANGE: -0.1V to +5.6V with Vs = 5.5V
- SUPPLY RANGE: +2.5V to +5.5V
- SPECIFIED UP TO +125°C
- Micro SIZE PACKAGES: SOT23-5, MSOP8, DFN2X2-8

2 APPLICATIONS

- SENSORS
- PHOTODIODE AMPLIFICATION
- ACTIVE FILTERS
- TEST EQUIPMENT
- DRIVING A/D CONVERTERS

3 DESCRIPTIONS

The RS62X-Q1 families of products offer low voltage operation and rail-to-rail input and output, as well as excellent speed/power consumption ratio, providing an excellent bandwidth (7MHz) and slew rate of $4.3V/\mu s$. The op-amps are unity gain stable and feature an ultra-low input bias current.

The devices are ideal for sensor interfaces, active filters and portable applications. The RS62X-Q1 families of operational amplifiers are specified at the full temperature range of -40°C to 125°C under single or dual power supplies of 2.5V to 5.5V.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS621-Q1	SOT23-5	2.92mm×1.62mm
RS622-Q1	MSOP8	3.00mm×3.00mm
R3022-Q1	DFN2X2-8	2.00mm×2.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 Revision History	3
5 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
6 Pin Configuration and Functions (Top View)	5
7 SPECIFICATIONS	7
7.1 Absolute Maximum Ratings	7
7.2 ESD Ratings	7
7.3 Recommended Operating Conditions	7
7.4 ELECTRICAL CHARACTERISTICS	8
7.5 TYPICAL CHARACTERISTICS	9
8 Detailed Description	12
8.1 Overview	12
8.2 Phase Reversal Protection	12
8.3 EMIRR IN+ Test Configuration	12
9 Application and Implementation	13
9.1 APPLICATION NOTE	13
9.2 25-kHz Low-pass Filter	13
9.3 Design Requirements	13
9.4 Detailed Design Procedure	13
9.5 Application Curve	14
10 LAYOUTS	15
10.1 Layout Guidelines	15
10.2 Layout Example	15
11 PACKAGE OUTLINE DIMENSIONS	16
12 TAPE AND REEL INFORMATION	19



4 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item			
A.1	2023/06/16	Initial version completed			
A.1.1	2024/03/07	Modify packaging naming			
A.2	2025/02/27	1. Delete RS622XK-Q1 Orderable Device 2. Delete relevant information of RS624-Q1			



5 PACKAGE/ORDERING INFORMATION⁽¹⁾

Orderable Device	Package Type	Pin	Channel	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	Op Temp(°C)	Device Marking (4)	Package Qty
RS621XF-Q1	SOT23-5	5	1	NIPDAUAG	MSL1-260°- Unlimited	-40°C ~125°C	621	Tape and Reel,3000
RS621BXF -Q1	SOT23-5	5	1	NIPDAUAG	MSL1-260°- Unlimited	-40°C ~125°C	621B	Tape and Reel,3000
RS622XM-Q1	MSOP8	8	2	NIPDAUAG	MSL1-260°- Unlimited	-40°C ~125°C	RS622	Tape and Reel,4000
RS622XTDE8 -Q1	DFN2X2-8	8	2	NIPDAUAG	MSL1-260°- Unlimited	-40°C ~125°C	622	Tape and Reel,3000

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.

(4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.



6 Pin Configuration and Functions (Top View)



Pin Description

	F	PIN		
NAME	RS621-Q1	RS621B-Q1	I/O ⁽¹⁾	DESCRIPTION
	SOT23-5	SOT23-5		
-IN	4	3	I	Negative (inverting) input
+IN	3	1	I	Positive (noninverting) input
OUT	1	4	0	Output
V-	2	2	-	Negative (lowest) power supply
V+	5	5	-	Positive (highest) power supply

(1) I = Input, O = Output.



Pin Configuration and Functions (Top View)



MSOP8/DFN2X2-8

Pin Description

	PIN		
NAME	RS622-Q1	I/O ⁽¹⁾	DESCRIPTION
	MSOP8/DFN2X2-8		
-INA	2	I	Inverting input, channel A
+INA	3	I	Noninverting input, channel A
-INB	6	I	Inverting input, channel B
+INB	5	I	Noninverting input, channel B
OUTA	1	0	Output, channel A
OUTB	7	0	Output, channel B
V-	4	-	Negative (lowest) power supply
V+	8	-	Positive (highest) power supply

(1) I = Input, O = Output.



7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
	Supply, V _S =(V+) - (V-)		7		
Voltage	Signal input pin ⁽²⁾	Common-Mode	(V-) - 0.5	(V+) + 0.5	V
voltage		Differential ⁽⁷⁾		(V+) - (V-) + 0.2	v
	Signal output pin ⁽³⁾		(V-) - 0.5	(V+) + 0.5	
	Signal input pin ⁽²⁾		-10	10	mA
Current	Signal output pin ⁽³⁾	-10	10	IIIA	
	Output short-circuit ⁽⁴⁾	Сог			
		SOT23-5		230	°C/W
ALθ	Package thermal impedance ⁽⁵⁾	MSOP8		170	
		DFN2X2-8		80	
	Operating range, T _A	-40	125		
Temperature	⁽⁶⁾ Junction, T	-40	150	°C	
	Storage, T _{stg}	Storage, T _{stg}			

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.
- (3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to ±10mA or less.
- (4) Short-circuit to ground, one amplifier per package.
- (5) The package thermal impedance is calculated in accordance with JESD-51.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, R_{0JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is PD = ($T_{J(MAX)} T_A$) / R_{0JA} . All numbers apply for packages soldered directly onto a PCB.
- (7) Differential input voltages greater than 0.5 V applied continuously can result in a shift to the input offset voltage above the maximum specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
		Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V(ESD)	Electrostatic discharge	Charged-Device Model (CDM), per AEC Q100-011	±1000	Ň
		Latch-Up (LU), per AEC Q100-004	±100	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage $V_{2} = (V_{1}) = (V_{2})$	Single-supply	2.5		5.5	V
Supply voltage , V _S = (V+) - (V-)	Dual-supply	±1.25		±2.75	v



7.4 ELECTRICAL CHARACTERISTICS

(At $T_A = +25^{\circ}$ C, $V_S=2.5$ V to 5.5V, $R_L = 10$ k Ω connected to $V_S/2$, and $V_{OUT} = V_S/2$, $V_{CM}=V_S/2$, Full ⁽⁹⁾ = -40°C to +125°C, unless otherwise noted.) ⁽¹⁾

	DADAMETED	CONDITIONS	т.		RS6	2X-Q1	
	PARAMETER	CONDITIONS	T,	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
POWER	SUPPLY						
Vs	Operating Voltage Range		25°C	2.5		5.5	V
1.	Ouissant Current Day Amerilifier	$\lambda (z = \pm 2) E \lambda (z = 0) = 0$	25°C		625	850	
lq	Quiescent Current Per Amplifier	Vs=±2.5V, Io=0mA	Full			1350	μA
PSRR	Dower Supply Dejection Datio		25°C	70	90		dB
PSKK	Power-Supply Rejection Ratio	V _s =2.5V to 5.5V	Full	65			αв
INPUT							
Vos	Input Offset Voltage	$V_{s} = 5V, V_{CM} = V_{s}/2$	25°C	-1.5	±0.3	1.5	mV
VOS	input Onset Voltage	VS - JV, VCM-VS/Z	Full	-3		3	iii v
Vos Tc	Input Offset Voltage Average Drift		Full		±2.3		μV/°C
IB	Input Bias Current ^{(4) (5)}	V _{CM} =V _S /2	25°C		±1	±10	pА
		V CM-V 57 Z	Full			±10	nA
los	Input Offset Current ⁽⁵⁾	V _{CM} =V _s /2	25°C		±1	±10	pА
105		V CM-V 57 Z	Full			±10	nA
Vcm	Common-Mode Voltage Range	Vs= 5.5V	25°C	-0.1		5.6	V
		V _s = 5.5V	25°C	72	94		- dB
CMRR	Common-Mode Rejection Ratio	V _{CM} =-0.1V to 3.5V	Full	65			
	common mode rejection ratio	V _S = 5.5V V _{CM} =-0.1V to 5.6V	25°C	60	80		
			Full	56			
OUTPU	Γ	Γ	1	1	[1	1
Aol	Open-Loop Voltage Gain	R _L =10KΩ, V _O =(V-)	25°C	105	127		dB
7.02		+0.1V to (V+)-0.1V	Full	98			42
	Output Swing From Rail	Vs=±2.5V, RL=10KΩ	25°C		10	20	mV
			Full			25	
Іоит	Output Short-Circuit Current (6) (7)		25°C	±45	±70		mA
1001			Full	±25			
CLOAD	Capacitive Load Drive		25°C		100		pF
_		[I	1	[1	
SR	Slew Rate ⁽⁸⁾	G=+1, CL=100pF	25°C		4.3		V/µs
GBP	Gain-Bandwidth Product		25°C		7		MHz
PM	Phase Margin ⁽⁵⁾		25°C		64		0
ts	Settling Time,0.1%	Vs=±2.5V, G=+1, CL=100pF, Step=2V	25°C		1.9		μs
tor	Overload Recovery Time	V _{IN} •Gain≥V _S , G=-10	25°C		0.45		μs
NOISE		T	ſ			1	1
En	Input Voltage Noise	f = 0.1Hz to 10Hz, V _s =±2.5V	25°C		3.6		μν _{ρρ}
en	Input Voltage Noise Density	Vs=±2.5V, f = 10KHz	25°C		13		nV/√H:
en	input voltage Noise Density	Vs=±2.5V, f = 1KHz	25°C		14		nV/√H





NOTE:

- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) Positive current corresponds to current flowing into the device.
- (5) This parameter is ensured by design and/or characterization and is not tested in production.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, R_{0JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is PD = ($T_{J(MAX)} T_A$) / R_{0JA} . All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.



7.5 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^{\circ}$ C, $V_S=5V$, $R_L = 10k\Omega$ connected to $V_S/2$, $V_{OUT} = V_S/2$, unless otherwise noted.







Figure 3. Quiescent Current vs Temperature



Figure 5. Small-Signal Step Response



Figure 2. Output Voltage Swing vs Output Current



Figure 4. Input Bias Current vs Temperature



Figure 6. Large-Signal Step Response



TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^{\circ}$ C, $V_S=5V$, $R_L = 10k\Omega$ connected to $V_S/2$, $V_{OUT} = V_S/2$, unless otherwise noted.



Figure 7. Negative Overvoltage Recovery



Figure 9. 0.1Hz to 10Hz Input Voltage Noise



Figure 8. Positive Overvoltage Recovery



8 Detailed Description

8.1 Overview

The RS621-Q1, RS622-Q1 are high precision, rail-to-rail operational amplifiers that can be run from a singlesupply voltage 2.5V to 5.5V (\pm 1.25V to \pm 2.75V). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Good layout practice mandates use of a 0.1uF capacitor place closely across the supply pins.

8.2 Phase Reversal Protection

The RS62X-Q1 family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the RS62X-Q1 prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in figure 10.



Figure 10. Output Waveform Devoid of Phase Reversal During an Input Overdrive Condition

8.3 EMIRR IN+ Test Configuration

Figure 11 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy.



Figure 11. EMIRR IN+ Test Configuration Schematic



9 Application and Implementation

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 APPLICATION NOTE

The RS62X-Q1 are high precision, rail-to-rail operational amplifiers that can be run from a single-supply voltage 2.5V to 5.5V (\pm 1.25V to \pm 2.75V). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Good layout practice mandates use of a 0.1uF capacitor place closely across the supply pins.

Typical Applications 9.2 25-kHz Low-pass Filter



Figure 12. 25-kHz Low-Pass Filter

9.3 Design Requirements

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The RS62X-Q1 devices are ideally suited to construct high-speed, high-precision active filters. Figure 12 shows a second-order, low-pass filter commonly encountered in signal processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the passband

9.4 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 12. Use Equation 1 to calculate the voltage transfer function.

$$\frac{Output}{Input}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3R_4C_2C_5}$$

(1)

This circuit produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by Equation 2:

Gain =
$$\frac{R_4}{R_1}$$

f_C = $\frac{1}{2\pi}\sqrt{(1/R_3R_4C_2C_5)}$

(2)



9.5 Application Curve



Figure 13. Low-pass filter transfer function



10 LAYOUTS

10.1 Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1uF capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

10.2 Layout Example



Figure 14. Schematic Representation



Figure 15. Layout Example

NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.



11 PACKAGE OUTLINE DIMENSIONS SOT23-5⁽³⁾





RECOMMENDED LAND PATTERN (Unit: mm)





Complete	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A ⁽¹⁾		1.250		0.049	
A1	0.000	0.150	0.000	0.006	
A2	1.000	1.200	0.039	0.047	
b	0.360	0.500	0.014	0.020	
с	0.100	0.200	0.004	0.008	
D ⁽¹⁾	2.826	3.026	0.111	0.119	
E ⁽¹⁾	1.526	1.726	0.060	0.068	
E1	2.600	3.000	0.102	0.118	
e	0.950(BSC) ⁽²⁾	0.037(BSC) ⁽²⁾	
e1	1.800	2.000	0.071	0.079	
L	0.350	0.600	0.014	0.024	
θ	0°	8°	0°	8°	

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.

BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
 This drawing is subject to change without notice.



MSOP8⁽³⁾





RECOMMENDED LAND PATTERN (Unit: mm)





Symphol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A ⁽¹⁾	0.820	1.100	0.032	0.043	
A1	0.020	0.150	0.001	0.006	
A2	0.750	0.950	0.030	0.037	
b	0.250	0.380	0.010	0.015	
с	0.090	0.230	0.004	0.009	
D ⁽¹⁾	2.900	3.100	0.114	0.122	
e	0.650(BSC) ⁽²⁾		0.026(BSC) ⁽²⁾	
E ⁽¹⁾	2.900	3.100	0.114	0.122	
E1	4.750	5.050	0.187	0.199	
L	0.400	0.800	0.016	0.031	
θ	0°	6°	0°	6°	

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.



DFN2X2-8⁽⁴⁾









BOTTOM VIEW



RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min Max		Min	Мах		
A ⁽¹⁾	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
A2	0.500	0.600	0.020	0.024		
A3	0.203	REF ⁽²⁾	0.008 REF ⁽²⁾			
b	0.200	0.300	0.007	0.012		
D ⁽¹⁾	1.950	2.050	0.076	0.081		
D1	1.550	1.650	0.061	0.065		
E ⁽¹⁾	1.950	2.050	0.076	0.081		
E1	0.850	0.950	950 0.033			
е	0.500	BSC ⁽³⁾	0.020 BSC ⁽³⁾			
L	0.250	0.350 0.010		0.014		

NOTE:

1. Plastic or metal protrusions of 0.075mm maximum per side are not included.

2. REF is the abbreviation for Reference.

3. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.

4. This drawing is subject to change without notice.





12 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
MSOP8	13"	12.4	5.20	3.30	1.50	4.0	8.0	2.0	12.0	Q1
DFN2X2-8	7"	9.5	2.30	2.30	1.10	4.0	4.0	2.0	8.0	Q2

NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.