

Octal Buffers and Line Drivers With 3-State Outputs

1 FEATURES

- **Qualified for Automotive Applications**
- **AEC-Q100 Qualified with the Grade 1**
- **Power-Supply Range: 4.5V to 5.5V**
- **3-State Outputs Drive Bus Lines**
- **Low Power Consumption: 40 μ A I_{cc}(Max)**
- **TTL Input are Compatible**
- **\pm 24mA Output Drive at 5V**
- **Low Input Current of 2 μ A Max**
- **Extended Temperature: -40°C to 125°C**
- **Micro SIZE PACKAGES: TSSOP20**

2 APPLICATIONS

- **HEV/EV Inverter & Motor Control**
- **HEV Battery Management System**

3 DESCRIPTIONS

The RS541T-Q1 is an 8-bit non-inverting buffer/line driver with 3-state outputs. The device features two output enables ($\overline{OE}1$ and $\overline{OE}2$). A High on \overline{OE} causes the associated outputs to assume a high-impedance OFF-state.

Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS541T-Q1	TSSOP20	6.50mm×4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTIONAL BLOCK DIAGRAM



Function Table

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A PORT	Y PORT
L	L	L	L
L	L	H	H
X	H	X	Z
H	X	X	Z

NOTE:
H=HIGH voltage level
L=LOW voltage level
X=Don't care
Z=High impedance OFF-state

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTIONAL BLOCK DIAGRAM	2
5 REVISION HISTORY	4
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	5
7 PIN CONFIGURATIONS	6
8 SPECIFICATIONS	7
8.1 Absolute Maximum Ratings	7
8.2 ESD Ratings	7
8.3 Recommended Operating Conditions	8
8.4 Electrical Characteristics	8
8.5 Switching Characteristics	9
8.6 Operating Characteristics	9
8.7 Typical Characteristics	9
9 PARAMETER MEASUREMENT INFORMATION	10
10 DETAILED DESCRIPTION	11
10.1 Overview	11
11 POWER SUPPLY RECOMMENDATIONS	11
12 LAYOUT	11
12.1 Layout Guidelines	11
12.2 Layout Example	11
13 PACKAGE OUTLINE DIMENSIONS	12
14 TAPE AND REEL INFORMATION	13

5 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2024/03/14	Preliminary version completed
A.1	2024/08/05	Initial version completed


6 PACKAGE/ORDERING INFORMATION ⁽¹⁾

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	PACKAGE MARKING ⁽⁴⁾	PACKAGE OPTION
RS541T-Q1	RS541TXT SS20-Q1	-40°C ~125°C	TSSOP20	Plating Sn	MSL1-260°- Unlimited	RS541T	Tape and Reel,4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	TYPE ⁽¹⁾	FUNCTION
TSSOP20			
1	$\overline{OE1}$	I	Output Enable (Active Low). Pull $\overline{OE1}$ high to place all outputs in 3-state mode.
2	A0	I	Data Input
3	A1	I	Data Input
4	A2	I	Data Input
5	A3	I	Data Input
6	A4	I	Data Input
7	A5	I	Data Input
8	A6	I	Data Input
9	A7	I	Data Input
10	GND	G	Ground.
11	Y7	O	Data Output
12	Y6	O	Data Output
13	Y5	O	Data Output
14	Y4	O	Data Output
15	Y3	O	Data Output
16	Y2	O	Data Output
17	Y1	O	Data Output
18	Y0	O	Data Output
19	$\overline{OE2}$	I	Output Enable (Active Low). Pull $\overline{OE2}$ high to place all outputs in 3-state mode.
20	V _{CC}	P	Supply voltage: $4.5V \leq V_{CC} \leq 5.5V$

(1) I=input, O=output, P=power, G= Ground.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

SYMBOL	PARAMETER		MIN	MAX	UNIT
V _{CC}	Supply Voltage Range		-0.5	6.5	V
V _I ⁽²⁾	Input Voltage Range		-0.5	6.5	V
V _O ⁽²⁾⁽³⁾	Output Voltage Range		-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0		-50	mA
I _{OK}	Output clamp current	V _O <0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	TSSOP20		40	°C/W
T _J	Junction Temperature ⁽⁵⁾		-40	150	°C
T _{stg}	Storage temperature		-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} are provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JEDEC-51.

(5) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-Device Model (CDM), per AEC Q100-011	±1000	V
		Latch-Up (LU), per AEC Q100-004	±100	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 Recommended Operating Conditions

V_{CC} is the supply voltage associated with the input port and output port. ⁽¹⁾⁽²⁾

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V _{CC}		4.5		5.5	V
High-Level Input Voltage	V _{IH}	V _{CC} =4.5V to 5.5V	2			V
Low-Level Input Voltage	V _{IL}	V _{CC} =4.5V to 5.5V			0.8	V
Input Voltage	V _I		0		V _{CC}	V
Output Voltage	V _O		0		V _{CC}	V
High-Level Output Current	I _{OH}	V _{CC} =4.5V to 5.5V			-24	mA
Low-Level Output Current	I _{OL}	V _{CC} =4.5V to 5.5V			24	mA
Input transition rise or fall rate	Δt/Δv	V _{CC} =4.5V to 5.5V			8	ns/V
Operating free-air Temperature	T _A		-40		125	°C

(1) All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CC} or GND) to ensure proper device operation and minimize power.

(2) All unused control inputs must be held at V_{CC} or GND to ensure proper device operation and minimize power consumption.

8.4 Electrical Characteristics

over recommended operating free-air temperature range (TYP values are at T_A = +25°C, Full = -40°C to 125°C, unless otherwise noted).

PARAMETER	CONDITIONS	V _{CC}	TEMP	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
V _{OH}	I _{OH} = -50μA	4.5V	Full	4.4			V
		5.5V		5.4			
	I _{OH} = -24mA	4.5V		3.76			
		5.5V		4.76			
	I _{OH} = -50mA	5.5V		3.85			
	V _{OL}	I _{OL} = 50μA		4.5V			
5.5V					0.1		
I _{OL} = 24mA		4.5V			0.73		
		5.5V			0.69		
I _{OL} = 50mA		5.5V			1.65		
I _I		V _I = V _{CC} or GND	5.5V	+25°C			±1
	Full					±2	
I _{off}	V _I or V _O = 0 to 5.5V	0V	+25°C			±1	μA
			Full			±2	
I _{oz} ⁽³⁾	V _O = V _{CC} or GND, V _I = V _{IH} or V _{IL}	5.5V	+25°C			±1	μA
			Full			±2.5	
I _{CC}	V _I = V _{CC} or GND ⁽⁴⁾ I _O = 0	5.5V	+25°C			4	μA
			Full			40	
ΔI _{CC}	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5V	+25°C		0.6		mA
			Full			1.5	
C _I	V _I = V _{CC} or GND	5V	+25°C		3.3		pF
C _O	V _O = V _{CC} or GND	5V	+25°C		5.5		pF

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

(3) For I/O ports, the parameter I_{oz} includes the input leakage current.

(4) Hold all unused data inputs of the device at V_{CC} or GND to assure proper device operation.

8.5 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted).

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}^{(1)}$			$T_A = -40 \sim 125^\circ\text{C}^{(1)}$			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	An	Yn	2.2	4.8	7.9	2.1		9.1	ns
t_{PHL}			2.1	4.7	7.8	2.0		8.8	
t_{PHZ}	\overline{OE}	Yn	1.8	4.3	7.6	1.7		8.2	ns
t_{PLZ}			2.3	5.1	8.2	2.1		9.7	
t_{PZH}	\overline{OE}	Yn	2.7	6.1	11.8	1.7		12.8	ns
t_{PZL}			1.1	3.1	5.5	0.8		9.3	

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.6 Operating Characteristics

$T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 5\text{ V}$	UNIT
			TYP	
$C_{pd}^{(1)}$	Power dissipation capacitance per buffer/driver	$C_L = 50\text{ pF}$, $f = 1\text{ MHz}$	39	pF

(1) Power dissipation capacitance per transceiver.

8.7 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_{CC} = 5.5\text{ V}$, unless otherwise noted.




Figure 1. Voltage vs Current






Figure 2. Voltage vs Current

9 PARAMETER MEASUREMENT INFORMATION



V_{CC}	V_I	V_M	C_L	R_L	V_{TP}
$5V \pm 0.5V$	2.7V	1.5V	15pF	2k Ω	0.3V



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_o = 50\Omega$, $dv/dt \geq 1V/ns$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

10 DETAILED DESCRIPTION

10.1 Overview

The RS541T-Q1 is an 8-bit non-inverting buffer/line driver with 3-state outputs. The device features two output enables ($\overline{OE1}$ and $\overline{OE2}$). A High on \overline{OE} causes the associated outputs to assume a high-impedance OFF-state. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver.

11 POWER SUPPLY RECOMMENDATIONS

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A $0.1\mu\text{F}$ capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The $0.1\mu\text{F}$ and $1\mu\text{F}$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

12 LAYOUT

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

12.2 Layout Example





Figure 4. Layout Diagram

13 PACKAGE OUTLINE DIMENSIONS

TSSOP20⁽²⁾



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.100		0.043
A ₁	0.050	0.150	0.002	0.006
A ₂	0.800	0.950	0.031	0.037
A ₃	0.250		0.010	
b _p	0.190	0.300	0.007	0.012
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	6.400	6.600	0.251	0.260
E ⁽¹⁾	4.300	4.500	0.169	0.177
H _E	6.200	6.600	0.244	0.260
e	0.650		0.026	
L	1.000		0.039	
L _p	0.500	0.750	0.020	0.030
Q	0.300	0.400	0.012	0.016
Z	0.200	0.500	0.008	0.020
y	0.100		0.004	
θ	0°	8°	0°	8°


NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

14 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP20	13"	12.4	6.75	6.95	1.20	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.