



RS1GT08-Q1 Single 2-Input Positive-AND Gate

1 FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Grade 1
- Operating Voltage Range: 2.0V to 5.5V
- Low Power Consumption: 1µA (Max)
- Operating Temperature Range: -40°C to 125°C
- Inputs Are TTL-Voltage Compatible
- High Output Drive: ±32mA at Vcc=5.0V
- Micro SIZE PACKAGES: SC70-5

2 APPLICATIONS

- Fully Qualified for Automotive Applications
- Automotive Infotainment and Cluster
- Automotive Zonal & Body Domain Controller
- Automotive HEV/powertrain
- HEV/EV Battery Management System (BMS)

LOGIC SYMBOL

4_ Y

3 DESCRIPTIONS

The RS1GT08-Q1 single 2-input positive-AND gate is designed for 2.0 to 5.5V V_{CC} operation.

The RS1GT08-Q1 device performs the Boolean function $Y=A \bullet B$ or $Y=\overline{A}+\overline{B}$ in positive logic. The device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The RS1GT08-Q1 is available in Green SC70-5 packages. It operates over an ambient temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS1GT08-Q1	SC70-5	2.10mm×1.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTION TABLE

INP	OUTPUT	
Α	В	Y
Н	Н	Н
L	Н	L
Н	L	L
L	L	L

Y=A∙B H=High Voltage Level L=Low Voltage Level

A 1

B - 2



Table of Contents

1 FEATURES	
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTION TABLE	1
5 REVISION HISTORY	3
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
7 PIN CONFIGURATIONS	5
8 SPECIFICATIONS	6
8.1 Absolute Maximum Ratings ⁽¹⁾	6
8.2 ESD Ratings	6
9 ELECTRICAL CHARACTERISTICS	7
9.1 Recommended Operating Conditions	7
9.2 DC Characteristics	7
9.3 AC Characteristics	8
10 PARAMETER MEASUREMENT INFORMATION	9
11 DETAILED DESCRIPTION	
11.1 Overview	
11.1 Overview	
11.1 Overview 11.2 Functional Block Diagram	
11.1 Overview 11.2 Functional Block Diagram 11.3 Feature Description	
11.1 Overview 11.2 Functional Block Diagram 11.3 Feature Description 12 APPLICATION AND IMPLEMENTATION	
 11.1 Overview 11.2 Functional Block Diagram 11.3 Feature Description 12 APPLICATION AND IMPLEMENTATION 12.1 Application Information 	
 11.1 Overview 11.2 Functional Block Diagram 11.3 Feature Description 12 APPLICATION AND IMPLEMENTATION 12.1 Application Information	
 11.1 Overview	10 10 11 11 11 11 11 11 12
 11.1 Overview	
 11.1 Overview	10 10 11 11 11 11 11 12 12 12



5 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.0	2024/07/18	Preliminary version completed
A.1	2025/05/08	Initial version completed



6 PACKAGE/ORDERING INFORMATION (1)

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	PACKAGE MARKING	PACKAGE OPTION
RS1GT08 -Q1	RS1GT08XC5 -Q1	-40°C ~125°C	SC70-5 ⁽⁵⁾	NIPDAUAG	MSL1-260°- Unlimited	1GT08	Tape and Reel,3000

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.

(4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

(5) Equivalent to SOT353.



7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN		I/O ⁽¹⁾	FUNCTION
SC70-5	NAME	1/0/	FUNCTION
1	А	Ι	Input
2	В	Ι	Input
3	GND	Р	Ground
4	Y	0	Output
5	Vcc	Р	Power pin

(1) I=input, O=output, P=power.



8 SPECIFICATIONS

8.1 Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted) (1) (2)

			MIN	MAX	UNIT
Vcc	V _{CC} Supply voltage range				V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedan	ce or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Vo Voltage range applied to any output in the high or low state ^{(2) (3)}				V
Ік	Input clamp current		-50	mA	
I _{ОК}	Output clamp current		-50	mA	
lo	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
ALθ	Package thermal impedance ⁽⁴⁾		380	°C/W	
٦J	Junction temperature ⁽⁵⁾	-65	150	°C	
Tstg	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

(4) The package thermal impedance is calculated in accordance with JESD-51.

(5) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
		Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-Device Model (CDM), per AEC Q100-011	±1000	V
		Latch-Up (LU), per AEC Q100-004	±100	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



9 ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at $T_A = +25$ °C, Full=-40°C to 125°C, unless otherwise noted.)⁽¹⁾

9.1 Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage	Vcc	Operating	2.0	5.5	V
		V _{CC} =2.0V	1.0		
High-level input voltage	VIH	V _{CC} =3.3V	1.5		V
		V _{CC} =4.5V to 5.5V	2.0		
		V _{CC} =2.0V		0.3	
Low-level input voltage	VIL	V _{CC} =3.3V		0.55	V
		V _{CC} =4.5V to 5.5V		0.8	
Input voltage	VI		0	5.5	V
Output voltage	Vo		0	Vcc	V
Input transition rise or fall	Δt/Δv	V _{CC} =2.0V to 5.5V		5	ns/V
Operating temperature	TA		-40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

9.2 DC Characteristics

PA	RAMETER	TEST CONDITIONS	Vcc	TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
		I _{OH} = -100μA	2.0V to 5.5V		V _{CC} -0.1				
		lон = -8mA	2.0		1.6				
		I _{OH} = -24mA	3.3	Full	2.5			v	
	Voh		4.5V	Full	3.8			v	
		I _{OH} = -32mA	5V		4.2				
			5.5V		4.8				
		Ιοι = 100μΑ	2.0V to 5.5V				0.1		
		I _{OH} = 8mA	2.0				0.45		
Vol		I _{OH} = 24mA	3.3	F			0.55	V	
			4.5V	Full			0.55		
		I _{OL} = 32mA	I _{OL} = 32mA	5V				0.5	
			5.5V				0.45		
	A an D innerte			+25°C		±0.1	±1	۸	
lı	A or B inputs	V _I =5.5V or GND	0V to 5.5V	Full			±5	μA	
		Vior Vo=5.5V	0)/	+25°C		±0.1	±1		
	l _{off}		0V	Full			±10	μA	
lcc			$20)(t_0 \in E)($	+25°C		0.1	1	۸	
		V_1 =5.5V or GND, I_0 =0	2.0V to 5.5V	Full			10	μA	
	ІССТ	One input at 3.4V, Other inputs at V_{CC} or GND	5.5V	Full			500	μA	
C _i (Inpu	ut Capacitance)	V _{CC} =0V, f=10MHz	0V	+25°C		6		рF	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.



9.3 AC Characteristics

PARAMETER	SYMBOL	TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
		V _{CC} =2.0V±0.2V	CL=30pF, RL=500Ω	7.5		23.2	
Propagation Delay	t_{pd}	V _{CC} =3.3V±0.3V	$C_L=50pF, R_L=500\Omega$	6.4		20.1	ns
		V _{CC} =5V±0.5 V	CL=50pF, RL=500Ω	2.2		6.7	
Power dissipation capacitance	C_{pd}	Vcc=5V	f=10MHz		22		pF

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

(2) This parameter is ensured by design and/or characterization and is not tested in production.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.



10 PARAMETER MEASUREMENT INFORMATION



TEST	S1
tplh/tphl	Open
tplz/tpzl	VLOAD
tрнz/tpzн	GND

Vcc	INPUTS		N.	Maria	C.	RL	V۵
	Vı	t _r /t _f	Vм	VLOAD	C∟	ĸL	V۵
2.0V±0.2V	Vcc	≤2ns	Vcc/2	2 x Vcc	30pF	500Ω	0.15V
3.3V±0.3V	3V	≤2.5ns	1.5V	6V	50pF	500Ω	0.3V
5V±0.5V	Vcc	≤2.5ns	V _{cc} /2	2 x V _{CC}	50pF	500Ω	0.3V



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTION AND NON INVERTING OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW-AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



11 DETAILED DESCRIPTION

11.1 Overview

The RS1GT08-Q1 device is a single 2-input positive-AND gate. The device performs the Boolean AND function (Y=A • B or Y= $\overline{A} + \overline{B}$) in positive logic. Low I_{CC} current allows this device to be used in power sensitive or battery-powered applications. Robust inputs allow the device to up-translate with a propagation delay of 4.1 ns.

11.2 Functional Block Diagram



11.3 Feature Description

- The V_{cc} for the device is optimized at 5 V.
- The inputs accept V_{IH} levels of 2 V.
- Output ringing is minimized by slow edge rates.
- Inputs are TTL-Voltage compatible.



12 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

12.1 Application Information

The RS1GT08-Q1 device is a single AND gate, which is often used for many common functions like power sequencing or an on LED indicator. Because the device is configured to output LOW unless all inputs are HIGH, an LED tied to the output of the device will only turn HIGH when all systems connected are sending a HIGH, or ready signal.

12.2 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

13 POWER SUPPLY RECOMMENDATIONS

The power supply pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1uF capacitor is recommended and if there are multiple V_{CC} terminals then 0.01uF or 0.022uF capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible.



14 LAYOUT

14.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

14.2 Layout Example







15 PACKAGE OUTLINE DIMENSIONS SC70-5⁽⁴⁾





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
	Min	Max	Min	Мах		
A ⁽¹⁾	0.850	1.050	0.033	0.041		
A1	0.000	0.100	0.000	0.004		
A2	0.800	1.000	0.031	0.039		
b	0.150	0.350	0.006	0.014		
с	0.080	0.150	0.003	0.006		
D ⁽¹⁾	2.020	2.120	0.079	0.084		
E ⁽¹⁾	1.250	1.350	0.049	0.053		
E1	2.200	2.400	0.087	0.094		
e	0.650(BSC) ⁽²⁾	0.026(BSC) ⁽²⁾			
e1	1.300(BSC) ⁽²⁾	0.051(BSC) ⁽²⁾			
L	0.280	0.380	0.011	0.015		
L1	0.500(REF) ⁽³⁾	0.020(REF) ⁽³⁾			
θ	0°	8°	0°	8°		

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.

2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.

3. REF is the abbreviation for Reference.

4. This drawing is subject to change without notice.



16 TAPE AND REEL INFORMATION REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel	Reel	A0	B0	K0	P0	P1	P2	W	Pin1
	Diameter	Width(mm)	(mm)	Quadrant						
SC70-5	7"	9.5	2.25	2.55	1.20	4.0	4.0	2.0	8.0	Q3

NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.