



# Supply Voltage Supervisor with Watchdog and Manual Reset

### **1 FEATURES**

- RS706-Q1 AEC-Q100 Qualification is
  Ongoing
- Operating Voltage Range: 1.2V to 5.5V
- Low Power Consumption:50µA (Max)
- Precision Supply-Voltage Monitor: 2.63V, 2.93V, 3.08V, 4.00V, 4.65V
- Guaranteed RESET Valid at Vcc=1.2V
- 200ms Reset Pulse Width
- Independent Watchdog Timer (1.6sec TYP) Timeout
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Operating Temperature Range: -40°C to +125°C
- Available in Green Package: SOP8

## 2 APPLICATIONS

- Computers
- SOC、DSP or Micro Controllers
- Embedded Systems
- Industrial Equipment
- Intelligent Instruments
- Critical µP Power Monitoring
- Wireless Communications Systems

### **3 DESCRIPTIONS**

The RS706-Q1 microprocessor ( $\mu$ P) supervisory circuits reduce the complexity and number of components required to monitor power-supply and battery function in  $\mu$ P systems. This device significantly improves system reliability and accuracy compared to separate ICs or discrete components.

The RS706-Q1 provide four functions:

1) A reset output during power-up, power-down, and brownout conditions. The reset output remains operational with  $V_{CC}$  as low as 1.2V.

2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6 seconds (TYP).

3) A 1.2V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply.

4) An active-low manual-reset input.

The RS706-Q1 is available in Green SOP8 package. It operates over an ambient temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS706-Q1	SOP8	4.90mm x 3.90mm
(4) E II III	1 11	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# 4 TYPICAL APPLICATION



## **Table of Contents**

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTION	1
4 TYPICAL APPLICATION	1
5 REVISION HISTORY	3
6 PACKAGE/ORDERING INFORMATION <sup>(1)</sup>	4
7 PIN CONFIGURATIONS	5
8 SPECIFICATIONS	
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 ELECTRICAL CHARACTERISTICS	
8.4 Typical Operating Characteristics	
9 FUNCTION BLOCK DIAGRAM	10
10 DETAILED DESCRIPTION	
10.1 Reset Output	13
10.2 Watchdog Timer	
10.3 Manual Reset	
10.4 Power-Fail Comparator	
11 APPLICATIONS INFORMATION	14
11.1 Ensuring a Valid RESET Output Down to Vcc=0V	14
11.2 Monitoring Voltages Other Than the Unregulated DC Input	14
11.3 Interfacing to $\mu Ps$ with Bidirectional Reset Pins	14
12 PACKAGE OUTLINE DIMENSIONS	16
13 TAPE AND REEL INFORMATION	17



# **5 REVISION HISTORY**

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.0	2024/05/21	Preliminary version completed



# 6 PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material <sup>(2)</sup>	MSL Peak Temp <sup>(3)</sup>	PACKAGE MARKING (4/5)	PACKAGE OPTION
	RS706- 2.63XK-Q1	-40°C ~+125°C	SOP8	Plating Sn	MSL1-260°- Unlimited	RS706B	Tape and Reel, 4000
	RS706- 2.93XK-Q1	-40°C ~+125°C	SOP8	Plating Sn	MSL1-260°- Unlimited	RS706C	Tape and Reel, 4000
RS706-Q1	RS706- 3.08XK-Q1	-40°C ~+125°C	SOP8	Plating Sn	MSL1-260°- Unlimited	RS706D	Tape and Reel, 4000
	RS706- 4.00XK-Q1	-40°C ~+125°C	SOP8	Plating Sn	MSL1-260°- Unlimited	RS706E	Tape and Reel, 4000
	RS706- 4.65XK-Q1	-40°C ~+125°C	SOP8	Plating Sn	MSL1-260°- Unlimited	RS706G	Tape and Reel, 4000

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(3) MSL Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

(5) B, C, D, E, G represents different Reset Thresholds.



# **7 PIN CONFIGURATIONS**



### **PIN DESCRIPTION**

PIN	NAME	FUNCTION				
SOP8	NAME	FUNCTION				
1	MR	Manual-Reset Input triggers a reset pulse when pulled below 0.1*V <sub>CC</sub> . This active- low input has an internal pull-up resistance. It can shorted to ground with a switch.				
2	Vcc	Power Supply Voltage that is monitored.				
3	GND	Ground, reference for all signals.				
4	PFI	Power-Fail Volta Monitor Input. When PFI is less than 1.2V, $\overline{PFO}$ goes low. Connect PFI to GND or V <sub>CC</sub> if not used.				
5	PFO	Power-Fail Output goes low and sinks current when PFI is less than 1.2V; Otherwise PFO stays high.				
6	WDI	Watchdog Input. If WDI remains high or low 1.6sec, the internal watchdog timer runs out and WDO goes low. Floating WDI or connecting WDI to a high-impedance three-state buffer disables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a rising or falling edge.				
7	RESET	Active-Low Reset Output pulses low for 200ms when triggered, and stays low whenever $V_{CC}$ is below the reset threshold. It remains low for 200ms after $V_{CC}$ rises above the reset threshold or $\overline{MR}$ goes from low to high. A watchdog timeout will not trigger $\overline{RESET}$ unless $\overline{WD0}$ is connected to $\overline{MR}$ .				
8	WDO	Watchdog Output pulls low when the internal watchdog timer finishes, its 1.6sec count and does not go high again until the watchdog is cleared. $\overline{WDO}$ also goes low during low-line conditions. Whenever V <sub>CC</sub> is below the reset threshold, $\overline{WDO}$ stays low; $\overline{WDO}$ does not have a minimum pulse width. As soon as V <sub>CC</sub> rises above the reset threshold, $\overline{WDO}$ goes high with no delay.				



## 8 SPECIFICATIONS

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

			MIN	MAX	UNIT
Vcc	Supply voltage range		-0.5	6.0	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.0	V
Vo	Vo Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		-0.5	6.0	V
Vo	Voltage range applied to any output in the high or low	state <sup>(2)(3)</sup>	-0.5	Vcc+0.5	V
Ік	Input clamp current	V1<0		-20	mA
Іок	Output clamp current	V <sub>0</sub> <0		-20	mA
lo	Continuous output current			±20	mA
	Continuous current through $V_{CC}$ or GND			±20	mA
ALθ	Package thermal impedance <sup>(4)</sup>	SOP8		110	°C/W
٦J	Junction temperature <sup>(5)</sup>		-65	150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C
TA	Operating temperature		-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{cc}$  is provided in the Recommended Operating Conditions table.

(4) The package thermal impedance is calculated in accordance with JESD-51.

(5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
		Human-Body Model (HBM), per AEC Q100-002 <sup>(1)</sup>	TBD	V
V(ESD)	Electrostatic discharge	Charged-Device Model (CDM), per AEC Q100-011	TBD	V
		Latch-Up (LU), per AEC Q100-004	TBD	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



## **8.3 ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 2.74V to 5.5V for RS706-2.63-Q1; V<sub>CC</sub> = 3.05V to 5.5V for RS706-2.93-Q1; V<sub>CC</sub> = 3.21V to 5.5V for RS706-3.08-Q1; V<sub>CC</sub> = 4.17V to 5.5V for RS706-4.00-Q1; V<sub>CC</sub> = 4.84V to 5.5V for RS706-4.65-Q1;  $T_A$  = -40°C to +125°C, unless otherwise noted, typical at 25°C.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN <sup>(2)</sup>	<b>TYP</b> <sup>(3)</sup>	<b>MAX</b> <sup>(2)</sup>	UNIT	
Operating Voltage Range	Vcc		1.2		5.5	V	
Supply Current	SUPPLY			20	50	μA	
		RS706-2.63-Q1	2.50	2.63	2.74		
		RS706-2.93-Q1	2.80	2.93	3.05		
Reset Threshold	V <sub>RT</sub>	RS706-3.08-Q1	2.94	3.08	3.21	v	
		RS706-4.00-Q1	3.82	4.00	4.17		
		RS706-4.65-Q1	4.44	4.65	4.84		
		RS706-2.63-Q1		12			
		RS706-2.93-Q1		14		-	
Reset Threshold Hysteresis		RS706-3.08-Q1		15		mV	
		RS706-4.00-Q1		20		-	
		RS706-4.65-Q1		23			
Reset Pulse Width	t <sub>RS</sub>		100	200	460	ms	
Reset Threshold Temperature Coefficient <sup>(1)</sup>		4		30		ppm/°C	
$V_{CC}$ to $\overline{\text{RESET}}$ Delay $^{(1)}$	t <sub>RD</sub>	Vcc=3.3V, RS706-2.93-Q1		33		μs	
Watchdog Timeout Period	t <sub>WD</sub>		1.0	1.6	3.7	S	
WDI Pulse Width (1)	twp	VIL=0.4V, VIH=VCC	50			ns	
RESET Output Voltage	High	I <sub>SOURCE</sub> = 500μA	0.7xV <sub>CC</sub>			- V	
	Low	Isink = 1.2mA			0.4	V	
	High	V <sub>CC</sub> =5.0V	4.0				
M/DL Innut Thread ald	Low	Vcc=5.0V			0.8		
WDI Input Threshold	High	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	0.85xVcc			V	
	Low	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V			0.1xV <sub>CC</sub>		
		WDI = Vcc		0.1	20		
WDI Input Current		WDI = 0V	-20	-0.1		μΑ	
WD0 Output Voltage	High	Isource = 800µA	0.7xVcc			V	
WDO Output voltage	Low	I <sub>SINK</sub> = 1.2mA			0.4	v	
MR Pull-Up Resistor			20	52	130	kΩ	
MR Pulse Width (1)	$t_{MR}$		150			ns	
	High	V <sub>CC</sub> =5.0V	4.0				
MR Input Threshold	Low	V <sub>CC</sub> =5.0V			0.5	V	
MK input Threshold	High	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	0.8xVcc			- V	
	Low	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V			0.1xVcc		
MR to Reset Out Delay <sup>(1)</sup>	tмD			23	200	ns	
PFI Input Threshold		V <sub>CC</sub> = 5.0V	1.1	1.20	1.3	V	
PFI Input Current (1)			-10	0.01	10	nA	
PFO Output Voltage	High	Isource = 800µA	0.7xVcc			V	
110 Output Voltage	Low	I <sub>SINK</sub> = 1.2mA			0.4	v	



- (1) This parameter is ensured by design and/or characterization and is not tested in production.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary
- over time and will also depend on the application and configuration.



### **8.4 Typical Operating Characteristics**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure 1. Reset Pulse Width vs Temperature



Figure 3. Input Voltage vs Input Current



Figure 5. Transient Duration vs Reset Threshold Overdrive



Figure 2. Supply Voltage vs Supply Current



Figure 4. Input Voltage vs Input Current



Figure 6. Reset Delay vs Temperature



### **Typical Operating Characteristics**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.











Figure 8. RESET Output Voltage vs Source Current







Figure 12. Power-Fail Comparator Assertion Response Time



5V

0V

5V

0V

5V

0V

3.3V

2.8V

3.3V

0V

### **Typical Operating Characteristics**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.





# **9 FUNCTION BLOCK DIAGRAM**





## **10 DETAILED DESCRIPTION**

### **10.1 Reset Output**

A microprocessor's ( $\mu$ P's) reset input starts the  $\mu$ P in a known state. Whenever the  $\mu$ P is in an unknown state, it should be held in reset. The RS706-Q1 assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once V<sub>CC</sub> reaches 1.2V, RESET is a guaranteed logic low of 0.4V or less. As V<sub>CC</sub> rises, RESET stays low. When V<sub>CC</sub> rises above the reset threshold, an internal timer release RESET after about 200ms. RESET pulses low whenever V<sub>CC</sub> dips below the reset threshold. If brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 100ms. On power-down, once V<sub>CC</sub> falls below the reset threshold, RESET stays low and is guaranteed to be 0.4V or less until V<sub>CC</sub> drops below 1.2V.

#### 10.2 Watchdog Timer

The RS706-Q1 watchdog circuit monitors the  $\mu$ P's activity. If the  $\mu$ P does not toggle the watchdog input (WDI) within 1.6 sec (Minimum is 1.0 sec) and WDI is not three stated, WDO goes low. As long as RESET is asserted or the WDI input is three stated, the watchdog timer stays cleared and will not count. As soon as reset is released and WDI is driven high or low, the timer starts counting. Pulses as short as 50ns can be detected.

Typically,  $\overline{WDO}$  is not connected to the non-maskable interrupt input (NMI) of a  $\mu$ P. When V<sub>CC</sub> drops below the reset threshold,  $\overline{WDO}$  goes low whether or not the watchdog timer has timed out yet. Normally this would trigger an NMI interrupt, but  $\overline{\text{RESET}}$  goes low simultaneously, and thus overrides the NMI interrupt.

If WDI is left unconnected,  $\overline{WDO}$  can be used as a low-line output. Since floating WDI disable the internal timer,  $\overline{WDO}$  goes low only when V<sub>CC</sub> falls below the reset threshold, thus functioning as a low-line output.

#### 10.3 Manual Reset

The manual-reset input ( $\overline{MR}$ ) allows reset to be triggered by a push-button switch. It can be driven by an external logic line.  $\overline{MR}$  can be used to force a watchdog timeout to generate a reset pulse in the RS706-Q1. Simply connect  $\overline{WD0}$  to  $\overline{MR}$ .

#### **10.4 Power-Fail Comparator**

The power-fail comparator can be used for various purposes because its output and non-inverting input are not internally connected. The inverting input is internally connected to a 1.2V reference.

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider. Choose the voltage divider ratio so that the voltage at PFI falls below 1.2V just before the 5V regulator drops out. Use  $\overline{PFO}$  to interrupt the  $\mu P$  so it can prepare for an orderly power-down.



## **11 APPLICATIONS INFORMATION**

#### **11.1 Ensuring a Valid RESET Output Down to Vcc=0V**

When V<sub>CC</sub> falls down below 1.2V, the RS706-Q1  $\overline{\text{RESET}}$  output no longer sinks current, it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left un-driven. If a pull-down resistor is added to the  $\overline{\text{RESET}}$  pin, as shown in Figure 17, any stray charge or leakage currents will be drained to ground, holding  $\overline{\text{RESET}}$  low. Resistor value (R1) is not critical. It should be about 100K $\Omega$ , large enough not to load  $\overline{\text{RESET}}$  and small enough to pull  $\overline{\text{RESET}}$  to ground.



Figure 17. RESET Valid to Ground Circuit

#### **11.2 Monitoring Voltages Other Than the Unregulated DC Input**

Monitor voltages other than the unregulated DC by connecting a voltage-divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and  $\overline{PFO}$ . A capacitor between PFI and GND reduces the power - fail circuit's sensitivity to high-frequency noise on the line being monitored. RESET can be asserted on other voltages in addition to the 5V V<sub>CC</sub> line. Connect  $\overline{PFO}$  to  $\overline{MR}$  to initiate a RESET pulse when PFI drops below 1.2V. Figure 18 shows the RS706-Q1 configured to assert RESET when the 5V supply falls below the reset threshold, or when the 12V supply falls below approximately 11V.



#### 11.3 Interfacing to µPs with Bidirectional Reset Pins

 $\mu$ Ps with bidirectional reset pins, can contend with the RS706-Q1 RESET output. If, for example, the RESET output is driven high and the  $\mu$ P wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7K $\Omega$  resistor between the RESET output and the  $\mu$ P reset I/O, as in Figure 19. Buffer the RESET output to other system components.







Figure 19. Buffered  $\overline{\text{RESET}}$  to other system components



1.55

0.6

### **12 PACKAGE OUTLINE DIMENSIONS SOP8**<sup>(2)</sup>









Detail X

5.4

Symphol	Dimensions	n Millimeters	Dimension	s In Inches			
Symbol	Min Max		Min	Max			
A <sup>(1)</sup>		1.750		0.069			
A <sub>1</sub>	0.100	0.250	0.004	0.010			
A <sub>2</sub>	1.250	1.450	0.049	0.057			
A <sub>3</sub>	0.	25	0.0	10			
bp	0.360	0.490	0.014	0.019			
с	c 0.190 D <sup>(1)</sup> 4.800		0.007	0.010			
D <sup>(1)</sup>			0.190	0.200			
E <sup>(1)</sup>	3.800	4.000	0.150	0.160			
HE	5.800	6.200	0.228	0.244			
е	1.2	270	0.050				
L	1.	05	0.041				
Lp	0.400	1.000	0.016	0.039			
Q	0.600	0.700	0.024	0.028			
Z	0.300	0.700	0.012	0.028			
У	0	.1	0.0	04			
θ	0°	8°	0°	8°			

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.

2. This drawing is subject to change without notice.

16 / 18





### 13 TAPE AND REEL INFORMATION REEL DIMENSIONS

**TAPE DIMENSION** 



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel	Reel Width	A0	B0	K0	P0	P1	P2	W	Pin1
	Diameter	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
SOP8	13"	12.4	6.4	5.4	2.1	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



### **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.