

8-Bit Serial-in, Parallel-out Shift Register

1 FEATURES

- **8-Bit Serial Input, Parallel Output Shift**
- **Power-Supply Range: 2V to 5.5V**
- **Low Power Consumption: 1 μ A(Max)**
- **Low Input Current: 1 μ A(Max)**
- **Gated Serial Data Input**
- **Asynchronous Master Reset**
- **Extended Temperature: -40°C to +125°C**

2 APPLICATIONS

- **IP Routers**
- **Programable Logic Controllers**
- **Enterprise and Communications**
- **Industrial**
- **Appliances**
- **LED Displays**
- **Output Expander**

3 DESCRIPTIONS

The RS164T is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (A and B), eight parallel data outputs (Q0 to Q7).

Data is entered serially through A or B and either input can be used as an active High enable for data entry through the other input. Data is shifted on the Low-to-High transitions of the clock (CLK) input. A Low on the master reset input ($\overline{\text{CLR}}$) clears the register and forces all outputs Low, independently of other inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS164T	SOP14	8.65mm×3.90mm
	TSSOP14	5.00mm×4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTIONAL BLOCK DIAGRAM




Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTIONAL BLOCK DIAGRAM	1
5 REVISION HISTORY	3
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
7 PIN CONFIGURATIONS	5
7.1 Pin Description	5
7.2 Functional Table	5
8 SPECIFICATIONS	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 Recommended Operating Conditions	7
8.4 Electrical Characteristics	7
8.5 Switching Characteristics	8
9 PARAMETER MEASUREMENT INFORMATION	10
10 PACKAGE OUTLINE DIMENSIONS	12
11 TAPE AND REEL INFORMATION	14

5 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

VERSION	Change Date	Change Item
A.1	2025/06/09	Initial version completed


6 PACKAGE/ORDERING INFORMATION ⁽¹⁾

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING ⁽²⁾	MSL ⁽³⁾	PACKAGE OPTION
RS164T	RS164TXP	-40°C ~+125°C	SOP14	RS164T	MSL3	Tape and Reel, 4000
	RS164TXQ	-40°C ~+125°C	TSSOP14	RS164T	MSL3	Tape and Reel, 4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.

7 PIN CONFIGURATIONS



7.1 Pin Description

PIN	NAME	TYPE ⁽¹⁾	FUNCTION
TSSOP14/SOP14			
1	A	I	Data input
2	B	I	Data input
3,4,5,6,10,11,12,13	Q0~Q7	O	Parallel data output
7	GND	G	Ground.
8	CLK	I	Clock input (Low-to-High, edge-triggered)
9	$\overline{\text{CLR}}$	I	Master reset (active Low)
14	V _{CC}	P	Supply voltage

(1) I=input, O=output, P=power, G=Ground.

7.2 Functional Table

Operating modes	Input				Output	
	$\overline{\text{CLR}}$	CLK	A	B	Q0	Q1 to Q7
Reset (Clear)	L	X	X	X	L	L to L
Shift	H	↑	l	l	L	q0 to q6
	H	↑	l	h	L	q0 to q6
	H	↑	h	l	L	q0 to q6
	H	↑	h	h	H	q0 to q6

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level

l = Low voltage level one set-up time prior to the Low-to-High clock transition

q = Lower case letters indicate the state of the referenced input one set-up time prior to the Low-to-High clock transition

↑ = Low-to-High clock transition

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

SYMBOL	PARAMETER		MIN	MAX	UNIT
V _{CC}	Supply Voltage Range		-0.5	6.5	V
V _I	Input Voltage Range ⁽²⁾		-0.5	6.5	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	6.5	V
I _{IK}	Input Clamp Current	V _I <0		-50	mA
I _{OK}	Output Clamp Current	V _O <0		-50	mA
I _O	Continuous Output Current			±25	mA
I _{CC}	Continuous Current Through V _{CC} or GND			±50	mA
θ _{JA}	Package Thermal Impedance ⁽³⁾	TSSOP14		90	°C/W
		SOP14		105	
T _J	Junction Temperature ⁽⁴⁾			150	°C
T _{stg}	Storage Temperature		-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD-51.

(4) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-Body Model (HBM), EIA/JESD22-a114	±2000	V
		Charged-Device Model (CDM), ANSI/ESDA/JEDEC JS-002-2022	±1000	
		Machine Model (MM), JESD22-A115C (2010)	±200	



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 Recommended Operating Conditions

Voltages are reference to GND (0V).

PARAMETER		V _{CC}	MIN	TYP	MAX	UNIT
Supply voltage	V _{CC}		2		5.5	V
Input voltage	V _I		0		V _{CC}	V
Output voltage	V _O		0		V _{CC}	V
Input transition rise or fall rate	$\Delta t/\Delta v$	2V to 5.5V			5	ns/V
Operating free-air temperature	T _A		-40		125	°C

8.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC}	TEMP	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
High-Level Input Voltage	V _{IH}	V _{CC} =2V		FULL	1			V
		V _{CC} =3.3V			1.5			
		V _{CC} =4.5V to 5.5V			2			
Low-Level Input Voltage	V _{IL}	V _{CC} =2V		FULL			0.3	V
		V _{CC} =3.3V					0.55	
		V _{CC} =4.5V to 5.5V					0.8	
High-Level Output Voltage	V _{OH}	I _O = -100 μ A	2V to 5.5V	FULL	V _{CC} -0.1			V
		I _O = -4 mA	3V		1.2			
		I _O = -8 mA	3.3V		1.9			
		I _O = -10 mA	5.5V		3.8			
Low-Level Output Voltage	V _{OL}	I _O = 100 μ A	2V to 5.5V	FULL			0.1	V
		I _O = 4 mA	3V				0.45	
		I _O = 8 mA	3.3V				0.4	
		I _O = 10 mA	5.5V				0.55	
Input Leakage Current	I _I	V _I =5.5V or GND	0V to 5.5V	25°C			±1	μ A
				FULL			±5	
Supply Current	I _{CC}	V _I =5.5V or GND, I _O =0	2V to 5.5V	25°C			±1	μ A
				FULL			8	
Input Capacitance	C _I			25°C		6		pF

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

8.5 Switching Characteristics


GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	25°C ⁽¹⁾			-40°C to +125°C ⁽¹⁾			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$t_{pd}^{(2)}$	Propagation delay	CLK to Qn							
		$V_{CC}=2V\pm0.15V$		25				40	ns
		$V_{CC}=3.3V\pm0.3V$		12				20	
		$V_{CC}=5V\pm0.5V$		9				15	
t_{PHL}	High to Low propagation delay	CLR to Qn							
		$V_{CC}=2V\pm0.15V$		31				50	ns
		$V_{CC}=3.3V\pm0.3V$		16				26	
		$V_{CC}=5V\pm0.5V$		13				21	
$t_t^{(3)}$	transition time	$V_{CC}=2V$		19				31	ns
		$V_{CC}=4.5V$		7				11.2	
		$V_{CC}=5.5V$		6				10	
t_w	Pulse width	CLK High or Low							
		$V_{CC}=2V$	110			110			ns
		$V_{CC}=4.5V$	22			22			
		$V_{CC}=5.5V$	19			19			
		CLR LOW							
		$V_{CC}=2V$	110			110			ns
		$V_{CC}=4.5V$	22			22			
		$V_{CC}=5.5V$	19			19			
t_{rec}	Recovery time	CLR to CLK							
		$V_{CC}=2V$	50			50			ns
		$V_{CC}=4.5V$	10			10			
		$V_{CC}=5.5V$	9			9			
t_{su}	Set-up time	A, and B to CLK							
		$V_{CC}=2V$	55			55			ns
		$V_{CC}=4.5V$	11			11			
		$V_{CC}=5.5V$	10			10			
t_h	Hold width	A, and B to CLK							
		$V_{CC}=2V$	3			3			ns
		$V_{CC}=4.5V$	3			3			
		$V_{CC}=5.5V$	3			3			
f_{max}	Maximum frequency	For CLK							
		$V_{CC}=2V$	4			4			MHz
		$V_{CC}=4.5V$	20			20			
		$V_{CC}=5.5V$	24			24			
$C_{PD}^{(4)}$	Power dissipation capacitance	per package; $V_I = \text{GND to } V_{CC}$		95					pF

NOTE:


- (1) This parameter is ensured by design and/or characterization and is not tested in production.
- (2) t_{pd} is the same as t_{PHL} and t_{PLH} .
- (3) t_t is the same as t_{THL} and t_{TLH} .
- (4) C_{PD} is used to determine the dynamic power dissipation (P_D in μW).
 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz;
 f_o = output frequency in MHz;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs;
 C_L = output load capacitance in pF;
 V_{CC} = supply voltage in V;
 N = number of inputs switching.

9 PARAMETER MEASUREMENT INFORMATION




V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 1. Waveforms showing the clock (CLK) to output (Qn) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency




V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 2. Waveforms showing the master reset ($\overline{\text{CLR}}$) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock (CLK) removal time



V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.
The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 3. Waveforms showing the data set-up and hold times for A and B inputs



Test data is given in Table 1.

Definitions test circuit:

R_T = termination resistance should be equal to output impedance Z_o of the pulse generator.



C_L = load capacitance including jig and probe capacitance.

Figure 4. Test circuit for measuring switching times



Table 1. Test data

TEST	Input		Load
	V_i	t_r, t_f	C_L
t_{PHL}/t_{PLH}	V_{CC}	6ns	15pF, 50pF

10 PACKAGE OUTLINE DIMENSIONS SOP14 ⁽³⁾







RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.750		0.069
A1	0.100	0.250	0.004	0.010
A2	1.300	1.500	0.051	0.059
b	0.390	0.470	0.015	0.019
c	0.200	0.240	0.008	0.009
D ⁽¹⁾	8.550	8.750	0.336	0.344
e	1.270(BSC) ⁽²⁾		0.050(BSC) ⁽²⁾	
E	5.800	6.200	0.228	0.244
E1 ⁽¹⁾	3.800	4.000	0.150	0.157
L	0.500	0.800	0.020	0.031
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

TSSOP14⁽³⁾

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.200		0.047
A1	0.050	0.150	0.002	0.006
A2	0.900	1.050	0.035	0.041
b	0.200	0.300	0.008	0.012
c	0.130	0.170	0.005	0.007
D ⁽¹⁾	4.860	5.100	0.191	0.201
E ⁽¹⁾	4.300	4.500	0.169	0.177
E1	6.200	6.600	0.244	0.260
e	0.650(BSC) ⁽²⁾		0.026(BSC) ⁽²⁾	
L	0.450	0.750	0.018	0.030
H	0.250(TYP)		0.010(TYP)	
θ	0°	8°	0°	8°


NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

11 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOP14	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1
TSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.