

# 300mA, Low Power Consumption, High Voltage CMOS LDO Regulator

## 1 FEATURES

- **Input Voltage Range: 3 V to 45 V**
- **Output Voltage Range:**  
- **Fixed Option: 1.8V, 2.5V, 3.0V, 3.3V and 5.0V**
- **Very low I<sub>Q</sub>: 3μA (TYP)**
- **Up to 300mA Load Current**
- **Low Dropout Voltage**
- **Low Temperature Coefficient**
- **Current Limit Protection**
- **Over Temperature Protection**
- **Output Voltage Accuracy: ±1%**
- **SOT23-3, SOT23-5, SOT89-3 and SOT-223 Packages**

## 2 APPLICATIONS

- **Smart Power Network Equipment**
- **Portable Power Tools**
- **Bms Systems**
- **Motor Control System/Industrial Control System**
- **Power Meter/Instrument**
- **White Goods**
- **Vehicle-Mounted System**
- **Battery-Powered Equipment**
- **Automotive Head Unit**
- **Security Equipment**
- **Communication Equipment**

## 3 DESCRIPTIONS

The RS3015 series is a Low Dropout Linear Regulator designed by CMOS technology. Which can provide 300 mA output current. The device allows input voltage as high as 45 V. It is very suitable for multi-cell battery systems, bus voltage power supply systems, Vehicle battery power supply system and other high DC voltage systems. Wide input voltage can make it well withstand the impact of surge voltage and ensure the stability of output voltage.

The RS3015 series only consume 3μA (typical), Which is particularly important in battery power system, can reduce the standby power consumption of the whole system.


The RS3015 is available in Green SOT23-3, SOT23-5, SOT89-3 and SOT-223 variety of packages, for the different application's requirements.

**Device Information <sup>(1)</sup>**


PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS3015	SOT23-3	1.60mm×2.92mm
	SOT23-5	1.60mm×2.92mm
	SOT89-3	2.45mm×4.50mm
	SOT-223	3.50mm×7.00mm

(1) For all available packages, see the orderable addendum at the next page of the data sheet.

## 4 TYPICAL APPLICATION SCHEMATIC



## 5 FUNCTIONAL BLOCK DIAGRAM



## Table of Contents

<b>1 FEATURES</b>	1
<b>2 APPLICATIONS</b>	1
<b>3 DESCRIPTIONS</b>	1
<b>4 TYPICAL APPLICATION SCHEMATIC</b>	1
<b>5 FUNCTIONAL BLOCK DIAGRAM</b>	2
<b>6 REVISION HISTORY</b>	4
<b>7 PACKAGE/ORDERING INFORMATION <sup>(1)</sup></b>	5
<b>8 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)</b>	6
<b>9 SPECIFICATIONS</b>	7
9.1 Absolute Maximum Ratings	7
9.2 ESD Ratings	7
9.3 Recommended Operating Conditions	8
9.4 Electrical Characteristics	9
9.5 Typical Characteristics	11
<b>10 DETAILED DESCRIPTION</b>	17
10.1 Overview	17
10.2 Under Voltage Lockout (UVLO)	17
10.3 Shutdown	17
10.4 Thermal Overload Protection ( $T_{SD}$ )	17
10.5 Disabled	17
10.6 Current-Limit Protection	17
10.7 Input and Output Capacitor Requirements	17
<b>11 POWER SUPPLY RECOMMENDATIONS</b>	18
<b>12 LAYOUT</b>	18
<b>13 PACKAGE OUTLINE DIMENSIONS</b>	19
<b>14 TAPE AND REEL INFORMATION</b>	23

## 6 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2024/04/17	Preliminary version completed
A.0.1	2024/08/19	1. Delete $\pm 1.5\%$ DC Output Accuracy 2. Update Electrical Characteristics 3. Update Typical Characteristics Figure 15-22
A.1	2025/01/23	Update Electrical Characteristics
A.2	2025/04/27	1. Update Absolute Maximum Ratings 2. Update Electrical Characteristics 3. Update Typical Characteristics 4. Add SOT89-3(L-Type) Package


## 7 PACKAGE/ORDERING INFORMATION <sup>(1)</sup>

PRODUCT	ORDERING NUMBER	V <sub>OUT</sub> (V)	V <sub>OUT</sub> Accuracy	PACKAGE LEAD	PACKAGE MARKING <sup>(2)</sup>	MSL <sup>(3)</sup>	PACKAGE OPTION
RS3015-1.8	RS3015-1.8XF3	1.8	±1%	SOT23-3	SF18	MSL3	Tape and Reel, 3000
	RS3015-1.8XF5	1.8	±1%	SOT23-5	SF18	MSL3	Tape and Reel, 3000
	RS3015-1.8XE3	1.8	±1%	SOT89-3	SF18	MSL3	Tape and Reel, 1000
	RS3015-1.8XD3	1.8	±1%	SOT-223	SF18	MSL3	Tape and Reel, 2500
RS3015-2.5	RS3015-2.5XF3	2.5	±1%	SOT23-3	SF25	MSL3	Tape and Reel, 3000
	RS3015-2.5XF5	2.5	±1%	SOT23-5	SF25	MSL3	Tape and Reel, 3000
	RS3015-2.5XE3	2.5	±1%	SOT89-3	SF25	MSL3	Tape and Reel, 1000
	RS3015-2.5XD3	2.5	±1%	SOT-223	SF25	MSL3	Tape and Reel, 2500
RS3015-3.0	RS3015-3.0XF3	3.0	±1%	SOT23-3	SF30	MSL3	Tape and Reel, 3000
	RS3015-3.0XF5	3.0	±1%	SOT23-5	SF30	MSL3	Tape and Reel, 3000
	RS3015-3.0XE3	3.0	±1%	SOT89-3	SF30	MSL3	Tape and Reel, 1000
	RS3015-3.0XD3	3.0	±1%	SOT-223	SF30	MSL3	Tape and Reel, 2500
RS3015-3.3	RS3015-3.3XF3	3.3	±1%	SOT23-3	SF33	MSL3	Tape and Reel, 3000
	RS3015-3.3XF5	3.3	±1%	SOT23-5	SF33	MSL3	Tape and Reel, 3000
	RS3015-3.3XE3	3.3	±1%	SOT89-3	SF33	MSL3	Tape and Reel, 1000
	RS3015-3.3XE3L	3.3	±1%	SOT89-3 (L-Type)	SF33L	MSL3	Tape and Reel, 1000
	RS3015-3.3XD3	3.3	±1%	SOT-223	SF33	MSL3	Tape and Reel, 2500
RS3015-5.0	RS3015-5.0XF3	5.0	±1%	SOT23-3	SF50	MSL3	Tape and Reel, 3000
	RS3015-5.0XF5	5.0	±1%	SOT23-5	SF50	MSL3	Tape and Reel, 3000
	RS3015-5.0XE3	5.0	±1%	SOT89-3	SF50	MSL3	Tape and Reel, 1000
	RS3015-5.0XE3L	5.0	±1%	SOT89-3 (L-Type)	SF50L	MSL3	Tape and Reel, 1000
	RS3015-5.0XD3	5.0	±1%	SOT-223	SF50	MSL3	Tape and Reel, 2500

**NOTE:**

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.

## 8 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)



**NOTE: XX indicate Output Voltage, xx indicate Date Code**  
**For example: SF33(V<sub>OUT</sub>=3.3V)**

## PIN DESCRIPTION

NAME	PIN					FUNCTION
	SOT23-3	SOT23-5	SOT89-3	SOT89-3 (L-Type)	SOT-223	
GND	1	2	2	1	2	Ground
VOUT	2	5	1	3	3	Regulated output voltage. Connect a minimum 1μF low-ESR capacitor to this pin.
VIN	3	1	3	2	1	Input voltage supply. Must be closely decoupled to GND with a 1μF or greater capacitor.
EN	/	3	/	/	/	Enable input. A low voltage (< V <sub>IL</sub> ) on this pin turns the regulator off. A high voltage (> V <sub>IH</sub> ) on this pin enables the regulator output. The EN pin can be connected to the VIN pin if not used. Do not leave floating.
NC	/	4	/	/	/	No internal connection

## 9 SPECIFICATIONS

### 9.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	55	V
V <sub>EN</sub>	V <sub>EN</sub> voltage range	-0.3	V <sub>IN</sub>	V
V <sub>OUT</sub>	V <sub>OUT</sub> voltage range	-0.3	7	V
T <sub>J</sub>	PN Junction temperature <sup>(3)</sup>	-40	175	°C
P <sub>D</sub>	Continuous power dissipation <sup>(4)</sup>	Internally limited		W
θ <sub>JA</sub>	Package thermal impedance <sup>(5)</sup>	SOT23-3	250	°C/W
		SOT23-5	160	
		SOT89-3	135	
		SOT89-3(L-Type)	78	
		SOT-223	100	
θ <sub>JC</sub>	Junction-to-case (top) thermal resistance	SOT23-3	120	°C/W
		SOT23-5	95	
		SOT89-3	85	
		SOT89-3(L-Type)	43	
		SOT-223	70	
T <sub>stg</sub>	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the GND pin.
- (3) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / R<sub>θJA</sub>. All numbers apply for packages soldered directly onto a PCB.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. The actual chip output current is subject to the input-output voltage difference, ambient temperature and PCB heat dissipation design.
- (5) The package thermal impedance is calculated in accordance with JESD-51.

### 9.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-Body Model (HBM), MIL-STD-883K METHOD 3015.9	±2000 V
		Charge Device Model (CDM), ANSI/ESDA/JEDEC JS-002-2022	±1000 V



#### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input Voltage Range on VIN	3	45	V
V <sub>EN</sub>	Input Voltage Range on EN	0	V <sub>IN</sub>	V
I <sub>OUT</sub>	Output Current Range on IOUT	0	300	mA
T <sub>A</sub>	Operating Ambient Temperature Range	-40	125	°C
T <sub>J</sub>	PN Junction temperature	-40	125	°C

## 9.4 Electrical Characteristics

Over operating temperature range ( $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUTnom} + 2V$  <sup>(1)</sup>,  $C_{IN} = C_{OUT} = 1\mu\text{F}$ ,  $V_{OUT}=3.3V$ , unless otherwise noted. Typical values are at  $T_A = 25^{\circ}\text{C}$ .

PARAMETER	SYMBOL	CONDITIONS		MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWER SUPPLY AND CURRENTS							
Input Voltage <sup>(1)</sup>	V <sub>IN</sub>			3	12	45	V
Under Voltage Lockout	UVLO	V <sub>IN</sub> rising		2.2	2.55	2.9	V
Hysteresis	V <sub>HYS</sub>	V <sub>IN</sub> falling		75	125	200	mV
Quiescent Current	I <sub>Q</sub>	V <sub>EN</sub> = 1.7V, I <sub>OUT</sub> = 0mA		1	3	5	μA
Ground Pin Current	I <sub>GND</sub>	V <sub>EN</sub> = 1.7V, I <sub>OUT</sub> = 100mA		260	380	500	μA
Shutdown Current	I <sub>SD</sub>	V <sub>EN</sub> = 0V		-1	0.1	1	μA
OUTPUT VOLTAGE							
Output Voltage Range	V <sub>OUT</sub>			1.8		5.0	V
DC Output Accuracy <sup>(1)</sup>	ΔV <sub>OUT</sub>	T <sub>J</sub> = 25°C, I <sub>OUT</sub> = 1mA		-1		1	%
Line Regulation <sup>(1)</sup>	ΔV <sub>OUT</sub> (ΔV <sub>IN</sub> )	V <sub>IN</sub> = V <sub>OUT</sub> + 2V to 45V, I <sub>OUT</sub> = 1mA		-0.004	0.001	0.004	%/V
Load Regulation <sup>(1)</sup>	ΔV <sub>OUT</sub> (ΔI <sub>OUT</sub> )	V <sub>IN</sub> = V <sub>OUT</sub> + 2V, I <sub>OUT</sub> = 1mA to 300mA		-40	20	40	mV
Output Voltage Temperature Coefficient <sup>(4)</sup>	ΔV <sub>OUT</sub>	I <sub>OUT</sub> = 1mA, T <sub>J</sub> = -40°C ~ 85°C		10	70	200	ppm/°C
	ΔT <sub>A</sub> × V <sub>OUT</sub>	I <sub>OUT</sub> = 1mA, T <sub>J</sub> = -40°C ~ 125°C		10	70	200	ppm/°C
Maximum output current <sup>(5)</sup>	I <sub>OUTMAX</sub>			300			mA
DROPOUT VOLTAGE							
Dropout Voltage <sup>(6)</sup>	V <sub>DO</sub>	I <sub>OUT</sub> = 300mA	V <sub>OUT</sub> = 1.8V		TBD		mV
			V <sub>OUT</sub> = 2.5V		TBD		
			V <sub>OUT</sub> = 3.0V	1000	1200	1400	
			V <sub>OUT</sub> = 3.3V	950	1150	1350	
			V <sub>OUT</sub> = 5.0V	810	1030	1250	
POWER SUPPLY REJECTION RATIO AND NOISE							
Power Supply Rejection Ratio <sup>(7)</sup>	PSRR	V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 10mA	f = 100Hz	50	60	70	dB
			f = 217Hz	50	60	70	dB
			f = 1KHz	48	58	68	dB
			f = 10KHz	43	53	63	dB
			f = 100KHz	35	45	55	dB
Output Noise Voltage <sup>(7)</sup>	V <sub>N</sub>	BW = 10Hz ~ 100KHz, V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 300mA		40	120	200	μV <sub>RMS</sub>
ENABLE AND STARTUP TIME							
EN Input Logic High Voltage	V <sub>IH</sub>	V <sub>IN</sub> = 3V to 45V, EN rising		1.7	1.3	1.55	V
EN Input Logic Low Voltage	V <sub>IL</sub>	V <sub>IN</sub> = 3V to 45V, EN falling		0.55	0.7	0.4	V
EN Input leakage current	I <sub>EN</sub>	V <sub>IN</sub> = 45, V <sub>EN</sub> = 0V		-0.1	0.01	0.1	μA
		V <sub>IN</sub> = 45, V <sub>EN</sub> = 45V		0.5	1.5	3	μA
PROTECTIONS							
Over Current Limit	I <sub>LMT</sub>	V <sub>IN</sub> = 14V, V <sub>OUT</sub> = 0.9*V <sub>OUTnom</sub>		350	550	750	mA
Thermal shutdown threshold <sup>(7)</sup>	T <sub>TSD</sub>			150	165	180	°C
Thermal shutdown hysteresis <sup>(7)</sup>	T <sub>HYS</sub>			10	20	30	°C

**NOTE:**

- (1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 3V, whichever is greater.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) Output voltage temperature coefficient is defined as the worst-case voltage change divided by the total temperature range.
- (5) Maximum output current is affected by the PCB layout, size of metal trace, the thermal conduction path between metal layers, ambient temperature and the other environment factors of system. Attention should be paid to the dropout voltage when  $V_{IN} < V_{OUT} + V_{DROP}$ .
- (6)  $V_{DROP}$  FT test method: test the  $V_{OUT}$  voltage at  $V_{SET} + V_{DROPMAX}$  with output current.
- (7) Guaranteed by design and characterization, not a FT item.

## 9.5 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 1. Quiescent Current vs Input Voltage




Figure 2. Quiescent Current vs Temperature




Figure 3. Shutdown Current vs Junction Temperature




Figure 4. Supply Current vs Input Voltage




Figure 5. Ground Pin Current vs Output Current






Figure 6. Load Regulation

## Typical Characteristics


NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




**Figure 7. Line Regulation**




**Figure 8. Output Voltage vs Junction Temperature**




**Figure 9. Dropout Voltage vs Output Current**



**Figure 10. Power Supply Rejection Ratio vs Frequency**



**Figure 11. UVLO vs Junction Temperature**



**Figure 12. Enable Threshold vs Input Voltage**

## Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 13. Enable Threshold vs Junction Temperature




Figure 14. Output Current Limit vs Temperature




Figure 15. Power On




Figure 16. Power Off




Figure 17. Power On




Figure 18. Power Off

## Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 19. Turn On




Figure 20. Turn Off




Figure 21. Turn On




Figure 22. Turn Off




Figure 23. Turn On First, Then Short Circuit




Figure 24. Short Circuit First, Then VIN Power ON

## Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 25. Short Circuit First, Then EN Turn ON




Figure 26. Line Transient Response




Figure 27. Line Transient Response




Figure 28. Line Transient Response




Figure 29. Line Transient Response





Figure 30. Load Transient Response

## Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



**Figure 31. Load Transient Response**

## 10 DETAILED DESCRIPTION

### 10.1 Overview

The RS3015 series is a Low Dropout Linear Regulator designed by CMOS technology. Which can provide 300 mA output current. The device allows input voltage as high as 45 V. It is very suitable for multi-cell battery systems, bus voltage power supply systems, Vehicle battery power supply system and other high DC voltage systems. Wide input voltage can make it well withstand the impact of surge voltage and ensure the stability of output voltage.

The RS3015 series only consume 3 $\mu$ A (typical), Which is particularly important in battery power system, can reduce the standby power consumption of the whole system.

### 10.2 Under Voltage Lockout (UVLO)

The RS3015 family of devices uses an under voltage lockout circuit to keep the output shut off until the internal circuitry is operating properly.

### 10.3 Shutdown

Enable input. A low voltage ( $< V_{IL}$ ) on this pin turns the regulator off. A high voltage ( $> V_{IH}$ ) on this pin enables the regulator output. The EN pin can be connected to the VIN pin if not used. Do not leave floating.

### 10.4 Thermal Overload Protection ( $T_{SD}$ )

Thermal shutdown disables the output when the junction temperature rises to approximately 165°C which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables.

Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The thermal shutdown circuitry of the RS3015 has been designed to protect against temporary thermal overload conditions. The  $T_{SD}$  circuitry was not intended to replace proper heat-sinking. Continuously running the RS3015 device into thermal shutdown may degrade device reliability.

### 10.5 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO threshold minus  $V_{HYS}$ , or has not yet exceeded the UVLO threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

### 10.6 Current-Limit Protection

The RS3015 monitors the current flowing through the output PMOS and limits the maximum current to prevent load and RS3015 from damages during current overload conditions.

### 10.7 Input and Output Capacitor Requirements

Connecting a 1 $\mu$ F low-equivalent series resistance (ESR) capacitor across the input supply near the regulator is good analog design practice. This capacitor counteracts reactive input sources and improves transient response and ripple rejection. A higher value capacitor can be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the power source.

The RS3015 family of devices is designed to be stable with standard ceramic output capacitors of values 1 $\mu$ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature.

## **11 POWER SUPPLY RECOMMENDATIONS**



The device is designed to operate from an input voltage supply range between 3V and 45V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve output noise.

## **12 LAYOUT**



For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO component connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the printed circuit board (PCB) itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shields the LDO from noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the exposed thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

To improve ac performance (such as PSRR, output noise, and transient response), designing the board with separate ground planes for  $V_{IN}$  and  $V_{OUT}$  is recommended, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

# 13 PACKAGE OUTLINE DIMENSIONS SOT23-3<sup>(3)</sup>







RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D <sup>(1)</sup>	2.820	3.020	0.111	0.119
E <sup>(1)</sup>	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC) <sup>(2)</sup>		0.037(BSC) <sup>(2)</sup>	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

## NOTE:


1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

**SOT23-5<sup>(3)</sup>**

**RECOMMENDED LAND PATTERN (Unit: mm)**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D <sup>(1)</sup>	2.820	3.020	0.111	0.119
E <sup>(1)</sup>	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC) <sup>(2)</sup>		0.037(BSC) <sup>(2)</sup>	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
$\theta$	0°	8°	0°	8°

**NOTE:**

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.


**SOT89-3<sup>(4)</sup>**


RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	1.400	1.600	0.055	0.063
b	0.320	0.520	0.013	0.020
b1	0.400	0.580	0.016	0.023
c	0.350	0.440	0.014	0.017
D <sup>(1)</sup>	4.400	4.600	0.173	0.181
D1	1.550 REF <sup>(2)</sup>		0.061 REF <sup>(2)</sup>	
E <sup>(1)</sup>	2.300	2.600	0.091	0.102
E1	3.940	4.250	0.155	0.167
e	1.500 BSC <sup>(3)</sup>		0.060 BSC <sup>(3)</sup>	
e1	3.000 BSC <sup>(3)</sup>		0.118 BSC <sup>(3)</sup>	
L	0.900	1.200	0.035	0.047

**NOTE:**

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. REF is the abbreviation for Reference.
3. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
4. This drawing is subject to change without notice.

SOT-223<sup>(3)</sup>


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	-	1.800	-	0.071
A1	0.02	0.10	0.001	0.004
A2	1.55	1.65	0.061	0.065
b	0.66	0.84	0.026	0.033
b2	2.90	3.10	0.114	0.122
D <sup>(1)</sup>	6.30	6.70	0.248	0.263
E	6.70	7.30	0.263	0.287
E1 <sup>(1)</sup>	3.30	3.70	0.130	0.145
e	2.30 BSC <sup>(2)</sup>		0.090 BSC <sup>(2)</sup>	
e1	4.60 BSC <sup>(2)</sup>		0.181 BSC <sup>(2)</sup>	
L	0.90	-	0.035	-


## NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

## 14 TAPE AND REEL INFORMATION

### REEL DIMENSIONS

### TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-3	7"	9.0	3.20	3.30	1.30	4.0	4.0	2.0	8.0	Q3
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
SOT89-3	7"	13.2	4.85	4.45	1.85	4.0	8.0	2.0	12.0	Q3
SOT-223	13"	12.4	6.765	7.335	1.88	4.0	8.0	2.0	12.0	Q3

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

## IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability. Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products. You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.